參考文獻 |
[1] Behzad Razavi, “Design of analog CMOS integrated circuit,” McGraw-Hill, Chap.3,2001.
[2] M.J. Edward Lee, William J. Dally, John W. Poulton, Patrick Chiang, and Stephen F, Greenwood, “An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications, “in Symp. VLSI Circuits Dig.,pp.145-152, 2001.
[3] G. Kim, M. K. Kim, B.S. Chang, W. Kim, “A low-voltage, low power CMOS delay element,”IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 966-971, July 1996.
[4] M. G. John and E. L. Hudson, “A variable delay line PLL for CPU-coprocessor synchronization, “ IEEE J. Solid-State Circuit, vol. 23, no. 5, pp. 1218-1223, Oct. 1998.
[5] J. G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuit, vol. 31, no. 11, pp. 17823-1732, Nov. 1996.
[6] D. J. Foley, M. P. Flynn, “CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator,“ IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 417-423,Mar. 2001.
[7] MEAD Microelectronics Inc., “Lecture notes for phase-locked loops, oscillators, and frequency synthesizer,” 1998.
[8] H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu, “A wide-range Delay-Locked Loop with a fixed latency of one clock cycle,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021-1027, Aug. 2002.
[9] C. H. Park, O. Kim, and B. Kim, “A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching,” IEEE J. Solid-State Circuits, vol. 36, pp. 777-783, May 2001.
[10] L. Wu and W. C. Black, Jr., “A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications,” in International Solid-State Circuits Conference, Feb. 2001, pp. 396-399.
[11] H. H. Chang, C. H. Sun, and S. I. Liu, “A low jitter and precise multiphase delay-locked loop using shifted averaging VCDL,” in International Solid-State Circuits Conference, Feb. 2003, pp. 434-435.
[12] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006
[13] H. H. Chang, J. Y. Chang, C. Y. Kuo, and S. I. Liu, “A 0.7-2-GHz self-calibrated multiphase Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol. 41, no. 5, May. 2006.
[14] T. T. Liu, C. K. Wang, “A 1-4GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application,” IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 330-333, Aug. 2004.
[15] J. Yuan, C. Svensson, “Fast CMOS nonbinary divider and counter,” electronic letters, vol. 29, pp. 1222-1223, June, 1993.
[16] Hernandez, E.J. and Diaz Sanchez, A, “Positive feedback CMOS charge-pump circuits for PLL applications,” in MWSCAS Dig., pp. 836-839, 2001.
[17] A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Jitter and phase noise in ring oscillators,” IEEE J. Solid-State Circuits, vol.34, no.6, pp. 790-804, June. 1999.
[18] Kuo-Hsing Cheng, Yu-Lung Lo, “A fast lock wide-range Delay-Locked Loop using frequency-range selector for multiphase clock generator” IEEE Transactions on Circuits and SystemsⅡ, vol.54, pp. 561-565, July. 2007.
[19] Y. Moon, J. Choi, K. Lee, D. K. Jeong and M. K. Kim, “An all-analog multiphase Delay-Locked Loop using a replica delay line for wide-range operation and low-jitter performance” IEEE J. Solid-State Circuits, vol.35, no.3, pp. 377-384, Mar. 2000.
[20] G. Chien and P. R. Gray, “A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications,” IEEE J. Solid-State Circuits, vol.35, no.12, pp. 1996-1999, Dec. 2000.
[21] R.L. Aguiar and D.M. Santos, “Oscillatorless clock multiplication,” IEEE International Symposium on Circuits and Systems, pp. 630-633, May. 2001.
[22] Chulwoo Kim, In-Chul Hwang, Sung-Mo Kang, “A low-power small-area ±7.28-ps-jitter 1-GHz DLL-based clock generator,” IEEE J. Solid-State Circuits, vol.37, pp. 1414-1420, Nov. 2002.
[23] R. M. Weng, T. H. Su, C. Y. Liu, Y. F. Kuo, “A CMOS Delay-Locked Loop based frequency multiplier for wide-range operation,” IEEE International Symposium on Circuits and Systems, pp. 419-422, Dec. 2005.
[24] K. H. Cheng, S. M. Chang, S. Y. Jiang, W. B. Yang, “A 2GHz fully differential DLL-based frequency multiplier for high speed serial link circuit,” IEEE International Symposium on Circuits and Systems, vol.2, pp. 1174-1177, May. 2005.
[25] T. C. Lee, K. J. Hsiao, “The design and analysis of a DLL-based frequency synthesizer for UWB application,” IEEE J. Solid-State Circuits, vol.6, pp. 1245-1252, June. 2006.
[26] J. H. Kim, Y. H. Kwak, M. Y. Kim, S. W. Kim, C. Kim, ”A 120-MHz-1.8-GHz CMOS DLL-based clock generator for dynamic frequency scaling,” IEEE J. Solid-State Circuits, vol. 41, no.9, Sep. 2006.
[27] Chin-Hao Chen, “A fast-locking and low-jitter all digital Delay Locked Loop” Master Thesis, National Chung Cheng University, July. 2003.
[28] Tung-Hui Su, “Design of a CMOS Delay-Locked Loop based programmable frequency multiplier” Master Thesis, National Dong-Hwa University, July. 2005.
[29] Kuo-Hsing Cheng, Chia-Wei Su, Kai-Fei Chang, Cheng-Liang Hung, and Wei-Bin Yang, “A high linearity and fast-locked PulseWidth Control Loop with digitally programmable output duty cycle for wide range operation,” IEEE European Solid-State Circuits Conference, pp. 178-181, Sept. 2006. |