具有寬負載調節能力之高效率數位控制電流模式直流對直流降壓轉換器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：152

、訪客IP：3.128.78.41

姓名

王昭穎(Chao-Ying Wang) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

具有寬負載調節能力之高效率數位控制電流模式直流對直流降壓轉換器
(A High-Efficiency Digitally Controlled Current-Mode DC-DC Buck Converter with Wide-Load Regulation)

相關論文

★ 應用於2.5G/5GBASE-T乙太網路傳收機之高成本效益迴音消除器	★ 應用於IEEE 802.3bp車用乙太網路之硬決定與軟決定里德所羅門解碼器架構與電路設計
★ 適用於 10GBASE-T 及 IEEE 802.3bz 之高速低密度同位元檢查碼解碼器設計與實現	★ 基於蛙跳演算法及穩定性準則之高成本效益迴音消除器設計
★ 運用改良型混合蛙跳演算法設計之近端串音干擾消除器	★ 運用改良粒子群最佳化演算法之近端串擾消除器電路設計
★ 應用於多兆元網速乙太網路接收機類比迴音消除器之最小均方演算法電路設計	★ 應用於數位視頻廣播系統之頻率合成器及3.1Ghz寬頻壓控震盪器
★ 地面數位電視廣播基頻接收器之載波同步設計	★ 適用於通訊系統之參數化數位訊號處理器核心
★ 以正交分頻多工系統之同步的高效能內插法技術	★ 正交分頻多工通訊中之盲目頻域等化器
★ 兆元位元率之平行化可適性決策回饋等化器設計與實作	★ 應用於數位視頻廣播系統中之自動增益放大器及接受端濾波器設計
★ OFDM Symbol Boundary Detection and Carrier Synchronization in DVB-T Baseband Receiver Design	★ 適用於億元位元率混合光纖與銅線之電信乙太接取網路技術系統之盲目等化器和時序同步電路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

如何延長攜帶式電子產品的使用時間為一大重要議題，其中一種解決方式為增加電池之蓄電量，另一種方式為減少功率消耗、提高電源管理積體電路的功率轉換效率。切換式直流對直流穩壓器具有寬負載調節能力，適合應用於攜帶式電子產品之電力系統中，此外，數位控制之切換式穩壓器具有高度的設計彈性，系統參數可程式化修改，於不同製程下電路具有延伸性與重複使用的特質。
本論文所提出之數位控制電流模式降壓轉換器，其系統設計是建立於數學推導，並輔以行為模型加以驗證其正確性。基於功率級不足的相位邊限，系統中需要數位補償器來改善系統穩定度，數位之比例-積分-微分控制器即是用來增加功率級的相位邊限並擴大系統頻寬。比例-積分-微分控制器先於連續時域下設計，再利用雙線性轉換式得出離散時域之控制器，轉換後的相位與系統頻寬並無發生失真之現象。於控制迴路中，類比數位轉換器與數位脈衝寬度調變器的解析度需依據系統的需求來設計，以避免降壓轉換器的輸出發生極限循環振盪。可預測電流控制法則應用於此電流模式降壓轉換器中，結合電感電流與誤差電壓兩項資訊，有效調整控制訊號的工作週期，使降壓轉換器能調節出所需的直流電壓準位。
降壓轉換器中之延遲線類比數位轉換器，其概念是建立於時間-數位之轉換，此類比數位轉換器具有四位元解析度，最低有效位元為10毫伏特。比例-積分-微分控制器以查表法實現，可有效降低面積消耗。計數器-比較器架構之數位脈衝寬度調變器具有精確的工作週期調變能力，其解析度為8位元，時間解析度為3.9奈秒。數位電流感測器採用連續近似演算法，將電流感測與量化整合為一，具有4位元解析度，最低有效位元為93.2毫安培，電流感測範圍0-1.4安培。適應性停滯時間控制器具有快速的切換節點電壓偵測能力，可改善功率轉換效率並避免短路電流的發生。所提出的緩啟動電路可避免降壓轉換器於啟動時引起突發之大電流，進而保護元件免於損毀，此緩啟動電路可完整地整合至晶片中，無需外接元件。
本數位控制電流模式降壓轉換器是以0.18μm CMOS製程實現而成，晶片面積為2.66平方毫米。此降壓轉換器之輸入電壓範圍為2.3至4.4伏特，輸出電壓準位為1.8伏特，切換頻率為1百萬赫茲，負載電流範圍0-1安培。於500毫安培負載電流暫態下，產生之過衝或下衝電壓為230毫伏特，恢復時間為23微秒。線性調節度為9.5μV/mV，負載調節度為18μV/mA。最大功率轉換效率可達到92%。

摘要(英)

For portable electronics, the extension of usage time is an essential consideration. One solution is to increase the capacity of batteries. Another solution is to reduce the power consumption, that is to say, increase the power conversion efficiency of power management IC. For the requirement of wide-load regulation, the DC-DC switching regulator is suitable to employ in portable power system. Besides, the digitally-controlled DC-DC converter offers high-degree flexibility, programmable system para- meters, scalable and reusable hardware with difference processes.
System design of the digital current-mode Buck converter is based on the mathematical derivations, and verified by using behavioral models. Due to insufficient phase margin of converter power stage, a digital compensator is necessary. The digital PID controller is used to increase the phase margin of converter power stage and extend the system bandwidth. PID controller is first devised in continuous -time domain, and then converted to discrete-time domain by the bilinear transform with frequency prewarping. Phase and system bandwidth is well-mapping after transformation. There are two quant- izers ADC and DPWM in control loop, the resolutions of this two circuits are dependent on system requirements and no-limit-cycle oscillation conditions to prevent the undesirable oscillation in output voltage. Predictive current control law is employed in digital current-mode controller. Based on the information of inductor current and voltage error between feedback voltage and reference voltage, the duty cycle of PWM is accordingly adjusted to control the converter to regulate the output voltage to the desired dc level.
ADC used in digital controller is based on delay-line architecture with time-to-digital conversion, the resolution is 4 bits with 10mV LSB. PID controller is realized with look-up tables to reduce area cost. DPWM uses the counter-comparator architecture to provide accurate modulation of PWM duty cycle, the resolution is 8 bits with 3.9ns time resolution. Digital current sensor based on successive-approx- imation algorithm can realize the current sensing and quantization into single procedure, resolution is 4 bits with 93.2mA LSB, sensing range is 0-1.4A. Adaptive dead-time controller with fast detection of switching node voltage is utilized to improve power conversion efficiency and prevent occurrence of shoot-through current. A monolithic on-chip soft-start circuit is used to avoid abrupt inrush current during start-up period.
The proposed digitally-controlled current-mode Buck converter is implemented by 0.18-μm CMOS process with 2.66mm2 chip area. Input voltage ranges from 2.3V to 4.4V, the output voltage is 1.8V, switching frequency is 1MHz, and a wide load current range 0-1A. A 230mV voltage overshoot/und- ershoot is achieved with 26μs recovery time during 500mA load current transient. The line regulation is 9.5μV/mV, and the load regulation is 18μV/mA. The maximum power efficiency is achieved with 92%.

關鍵字(中)

★ 直流對直流穩壓器
★ 比例-積分-微分控制器
★ 雙線性轉換
★ 類比數位轉換器
★ 數位脈衝寬度調變器
★ 極限循環振盪
★ 可預測電流控制
★ 數位電流感測器

關鍵字(英)

★ DC-DC Converter
★ PID Controller
★ Bilinear Transform
★ Analog-to-Digital Converter (ADC)
★ Digital Pulse-Width Modulator (DPWM)
★ Limit-Cycle Oscillation
★ Predictive Current Control
★ Digital Current Sensor

論文目次

大綱 i
Abstract ii
Acknowledgements iii
Contents iv
List of Figures vii
List of Tables xi
1 Introduction 1
1.1 Background 1
1.2 Motivation 2
1.3 Thesis Organization 2
2 Fundamentals of DC-DC Buck Converter 4
2.1 Analysis of Steady-State Buck Converter 4
2.1.1 Inductor Volt-Second Balance 5
2.1.2 Capacitor Charge Balance 7
2.1.3 Inductor Current Ripple Estimation 8
2.1.4 Output Voltage Ripple Estimation 8
2.2 Steady-State Buck Converter Modeling 9
2.2.1 Equivalent Circuit Model 9
2.2.2 Power Conversion Efficiency 12
2.3 Dynamic Buck Converter Modeling 13
2.3.1 Averaging Approximation 13
2.3.2 Small-Signal AC Model 13
2.3.3 Converter Transfer Function 16
2.4 Conventional Control Mechanism 18
2.4.1 Voltage-Mode Control 18
2.4.2 Current-Programmed Control 18
3 System Design of Digitally Controlled DC-DC Buck Converter 20
3.1 Quantization Effects 20
3.1.1 Resolution Criterion in Steady-State Operation 21
3.1.2 Resolution Criterion in Dynamic Operation 22
3.2 Analysis of Voltage-Mode Control 23
3.2.1 Control-to-Output Transfer Function 24
3.2.2 PID Controller Design 25
PD Controller 27
PI Controller 28
Bilinear Transformation 29
Frequency Warping 30
Bilinear Transformation with Frequency Prewarping 31
3.2.3 Voltage-Mode Feedback System Analysis 33
3.2.4 Analog-to-Digital Converter Behavioral Model 37
3.2.5 Digital Pulse-Width Modulator Behavioral Model 39
3.2.6 Complete Voltage-Mode Buck Converter Behavioral Model 41
3.3 Analysis of Current-Mode Control 43
3.3.1 Current Control Law 43
3.3.2 Current-Mode Controller Small-Signal Model 46
3.3.3 Current-Mode Feedback System Analysis 51
3.3.4 Digital Current Sensor Behavioral Model 55
3.3.5 Complete Current-Mode Buck Converter Model 56
4 Circuit Design of Digitally Controlled Current-Mode DC-DC Buck Converter 60
4.1 Delay-Line Analog-to-Digital Converter 60
4.1.1 Propagation Delay of Delay Cell 62
4.1.2 Input Differential Stage 63
4.1.3 Resolution of Delay-Line ADC 63
4.1.4 Conversion Time of Delay-Line ADC 65
4.2 Digital PID Controller 65
4.3 Counter-Comparator Digital Pulse-Width Modulator 67
4.4 Successive-Approximation Digital Current Sensor 69
4.4.1 Operation Principles 70
4.4.2 Design Considerations 73
Sampling Clock for S/H Circuit 73
Clock for SAR Control Logic 74
Unit Current of Current Source Array 74
4.4.3 Circuit Implementations 75
Folded Flipped Voltage Follower 75
S/H Circuit 75
Cascode Current Source 76
Latched Comparator 76
SAR Control Logic 78
4.5 Predictive Current Control Law 78
4.6 Adaptive Dead-Time Controller 79
4.6.1 Operation Principles 80
4.6.2 Dead-Time Detector 81
4.6.3 Finite-State Machine 82
4.6.4 Dead-Time Adjustor 82
4.7 Soft-Start Circuit 83
4.8 Bandgap Voltage Reference, Current Reference, and Bias Circuits 84
4.8.1 Bandgap Voltage Reference 85
4.8.2 Current Reference 88
4.8.3 Bias Circuit 89
5 Simulation Results 91
5.1 Circuit Simulation 91
5.2 System Simulation 92
5.2.1 Static Response 92
Power Conversion Efficiency 92
Load Regulation 93
Line Regulation 94
5.2.2 Dynamic Response 94
Load Transient Response 94
Line Transient Response 97
5.3 Summary 99
6 Conclusions and Future Work 101
6.1 Conclusions 101
6.2 Future Work 101
6.2.1 Calibration of Delay-Line ADC 101
6.2.2 High-Resolution, Low- Area, Low- Power DPWM 102
6.2.3 Dual-Mode Modulation 102
References 104

參考文獻

[1] Power Management Guide, Texas Instruments, Dallas, TX, 2014, pp. 3.
[2] R. W. Erickson and D. Maksimović, Fundamentals of Power Electronics, 2nd ed. New York: Kluwer, 2001.
[3] A. V. Peterchev and S. R. Sanders, “Quantization Resolution and Limit Cycling in Digitally Controlled PWM Converters”, IEEE Trans. Power Electron., vol. 18, no. 1, pp 301-308, Jan. 2003.
[4] H. Peng, A. Prodić, E. Alarcón, and D. Maksimović, “Modeling of Quantization Effects in Digitally Controlled DC-DC Converters”, IEEE Trans. Power Electron., vol. 22, no. 1, pp. 208- 215, Jan. 2007.
[5] K. Ogata, Discrete-Time Control Systems, Int. ed. Englewood Cliffs, NJ: Prentice-Hall, 1987.
[6] G. F. Franklin, J. D. Powell, and M. L. Workman, Digital Control of Dynamic Systems, 3rd ed. Half Moon Bay, CA: Ellis-Kagle, 1998.
[7] N. S. Nise, Control Systems Engineering, 6th ed. New York: Wiley, 2011.
[8] T. W. Martin and S. S. Ang, “Digital Control for Switching Converters”, in Proc. IEEE Int. Symp. Ind. Electron., Jul. 1995, vol. 2, pp. 480-484.
[9] Y. Duan and H. Jin, “Digital Controller Design for Switchmode Power Converters”, in Proc. IEEE Appl. Power Electron. Conf. Expo., Mar. 1999, vol. 2, pp. 967-973.
[10] A. Prodić, D. Maksimović, and R. W. Erickson, “Design and Implementation of a Digital PWM Controller for a High-Frequency Switching DC-DC Power Converters”, in Proc. IEEE Ind. Electron. Soc. Conf., Nov. 2001, vol. 2, pp. 893-898.
[11] A. Prodić and D. Maksimović, “Design of a Digital PID Regulator Based on Look-Up Tables for Control of High-Frequency DC-DC Converters”, in Proc. IEEE Work. Comput. Power Electron., Jun. 2002, pp. 18-22.
[12] A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing, 3rd ed. Upper Saddle River, NJ: Prentice Hall, 2009.
[13] A. Prodić and D. Maksimović, “Mixed-Signal Simulation of Digitally Controlled Switching Converters”, in Proceedings IEEE Work. Comput. Power Electron., Jun. 2002, pp. 100-105.
[14] S. Bibian and H. Jin, “High Performance Predictive Dead-Beat Digital Controller for DC Power Supplies”, IEEE Trans. Power Electron., vol. 17, no. 3, pp. 420-427, May. 2002.
[15] J. Chen, A. Prodić, R. W. Erickson and D. Maksimović, “Predictive Digital Current Programmed Control”, IEEE Trans. Power Electron., vol. 18, no. 1, pp. 411-419, Jan. 2003.
[16] H. Peng and D. Maksimović, “Digital Current-Mode Controller for DC-DC Converters”, in Proc. IEEE Appl. Power Electron. Conf. Expo., Mar. 2005, pp. 899-905.
[17] S. Chattopadhyay and S. Das, “A Digital Current-Mode Control Technique for DC-DC Converter”, IEEE Trans. Power Electron., vol. 26, no. 6, pp. 1718-1726, Nov. 2006.
[18] O. Trescases, A. Prodić and W. T. Ng, “Digitally Controlled Current-Mode DC–DC Converter IC”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 1, pp. 219-231, Jan. 2011.
[19] T. Liu, H. Yeom, B. Vermeire, P. Adell and B. Bakkaloglu, “A Digitally Controlled DC-DC Buck Converter with Lossless Load-Current Sensing and BIST Functionality”, in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2011, pp. 388-390.
[20] M. P. Chan and P. K. T. Mok, “Design and Implementation of Fully Integrated Digitally Controlled Current-Mode Buck Converter”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 8, pp. 1980-1991, Aug. 2011.
[21] V. Yousefzadeh and D. Maksimović, “Sensorless Optimization of Dead Times in DC–DC Converters with Synchronous Rectifiers”, IEEE Trans. Power Electron., vol. 21, no. 4, pp. 994- 1002, Jul. 2006.
[22] T. Zhao and J. Xu, “ADC Architecture with Direct Binary Output for Digital Controllers of High-Frequency SMPS”, in Proc. IEEE Int. Power Electro. Motion Control Conf., Aug. 2006.
[23] T. Zhao, J. Xu and B. Francois, “Analog-to-Digital Converter Architectures for Digital Controller of High-Frequency Power Converters”, in Proc. IEEE Ind. Electron. Conf., Nov. 2006, pp. 2471-2476.
[24] Z. Lukić, N. Rahman, and A. Prodić, “Multibit Σ-Δ PWM Digital Controller IC for DC–DC Converters Operating at Switching Frequencies Beyond 10 MHz”, IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1693-1703, Sep. 2007.
[25] P.-H. Lan, T.-Y. Tseng, F.-C. Yeh, and P.-C. Huang, “A Multi-Mode Digital Controller with Windowed ADC and Self-Calibrated DPWM for Slew-Enhanced Switching Converter”, in Proc. IEEE Asia Solid-State Circuits Conf., Nov. 2010.
[26] H.-S. Chen, C.-H. Yang, C.-H. Tsai, and G.-L. Li, “Design and Implementation of Window Delay-Line ADC for Low-Power DC-DC SMPS”, in Proc. IEEE Work. Control Model. Power Electron., Jun. 2012.
[27] T. Watanabe, T. Mizuno, and Y. Makino, “An All-Digital Analog-to-Digital Converter With 12-μV/LSB Using Moving-Average Filtering”, IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 120-125, Jan. 2003.
[28] H. Farkhani, M. Meymandi-Nejad, and M. Sachdev, “A Fully Digital ADC Using A New Delay Element with Enhanced Linearity”, in Proc. IEEE Int. Symp. Circuits Syst., May 2008, pp. 2046 -2049.
[29] G. Li, Y. M. Tousi, A. Hassibi, and E. Afshari, “Delay-Line-Based Analog-to-Digital Converters”, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 6, pp. 464-468, Jun. 2009.
[30] Y. M. Tousi and E. Afshari, “A Miniature 2 mW 4 bit 1.2 GS/s Delay-Line-Based ADC in 65 nm CMOS”, IEEE J. Solid-State Circuits, vol. 46, no. 10, pp. 2312-2325, Oct. 2011.
[31] B. J. Patella, A. Prodić, A. Zirger, and D. Maksimović, “High-Frequency Digital PWM Controller IC for DC–DC Converters”, IEEE Trans. Power Electron., vol.18, no. 1, pp. 438-446, Jan. 2003.
[32] J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, “A 4-μA Quiescent-Current Dual-Mode Digitally Controlled Buck Converter IC for Cellular Phone Applications”, IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
[33] M. Maymandi-Nejad and M. Sachdev, “A Digitally Programmable Delay Element: Design and Analysis”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 5, pp. 871-878, Oct. 2003.
[34] M. Maymandi-Nejad and M. Sachdev, “A Monotonic Digitally Controlled Delay Element”, IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2212-2219, Nov. 2005.
[35] A. Bellaouar and M. I. Elmasry, Low-Power Digital VLSI Design, 1st ed. New York: Springer, 1995.
[36] T. C. Carusone, D. A. Johns, and K. W. Martin, Analog Integrated Circuit Design, 2nd ed. New York: Wiley, 2011.
[37] V.P. Arikatla and J.A. Abu Qahouq, “Adaptive Digital Proportional–Integral–Derivative Controller for Power Converters”, IET Power Electron., vol. 5, no. 3, pp. 341-348, Mar. 2012.
[38] H. C. Foong, Y. Zheng, Y. K. Tan, and M. T. Tan, “Fast-Transient Integrated Digital DC-DC Converter With Predictive and Feedforward Control”, IEEE Trans. Circuits Systems I, Reg. Papers, vol. 59, no. 7, pp. 1567-1576, Jul. 2012.
[39] A. Syed, E. Ahmed, D. Maksimović, and E. Alarcón, “Digital Pulse Width Modulator Architectures”, in Proc. IEEE Power Electron. Spec. Conf., Jun. 2004, vol. 6, pp. 4689-4695.
[40] A. Syed, E. Ahmed, and D. Maksimović, “Digital PWM Controller with Feed-Forward Compensation”, in Proc. IEEE Appl. Power Electron. Conf. Expo., Feb. 2004, vol. 1, pp. 60-66.
[41] H. H. Ahmad, and B. Bakkaloglu, “A 300mA 14mV-Ripple Digitally Controlled Buck Converter Using Frequency Domain ΔΣ ADC and Hybrid PWM Generator”, in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2010, pp. 202-203.
[42] Z. Lukić, N. Rahman, and A. Prodić, “Multibit Σ–∆ PWM Digital Controller IC for DC–DC Converters Operating at Switching Frequencies Beyond 10 MHz”, IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1693-1707, Sep. 2007.
[43] G.-Y. Wei and M. Horowitz, “A Low Power Switching Power Supply for Self-Clocked System”, in Proc. Int. Symp. Low Power Electron. Design, Aug. 1996, pp. 313-317.
[44] M.P. Chan and P. K. T. Mok, “On-Chip Digital Inductor Current Sensor for Monolithic Digitally Controlled DC-DC Converters”, in Proc. IEEE Int. Symp. Circuits Syst., May 2012, pp. 962-965.
[45] M.P. Chan and P. K. T. Mok, “On-Chip Digital Inductor Current Sensor for Monolithic Digitally Controlled DC-DC Converter”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 5, pp. 123-1240, May 2013.
[46] H. P. Forghani-zadeh and G. A. Rincon-Mora, “Current-Sensing Techniques for DC-DC Converters”, in Proc. Midwest Symp. Circuits Syst., Aug. 2002, vol. 2, pp. II-577 - II-580.
[47] C. Y. Leung, P. K. T. Mok, K. N. Leung, and M. Chan, “An Integrated CMOS Current-Sensing Circuit for Low-Voltage Current-Mode Buck Regulator”, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 7, pp. 394-397, Jul. 2005.
[48] J. L. McCreary and P. R. Gray, “All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques. I”, IEEE J. Solid-State Circuits, vol. 10, no. 6, pp. 371-379, Dec. 1975.
[49] J. Ramírez-Angulo, S. Gupta, I. Padilla, R. G. Carvajal, A. Torralba, M. Jiménez and F. Muñoz, “Comparison of Conventional and New Flipped Voltage Structures with Increased Input/Output Signal Swing and Current Sourcing/Sinking Capabilities”, in Proc. Midwest Symp. Circuits Syst., Aug. 2005, vol. 2, pp. 1151-1154.
[50] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 5th ed. New York: Wiley, 2009, pp. 212-214.
[51] V. Yousefzadeh and D. Maksimović, “Sensorless Optimization of Dead Times in DC–DC Converters with Synchronous Rectifiers”, IEEE Trans. Power Electron., vol. 21, no. 4, pp. 994- 1002, Jul. 2006.
[52] H.-W. Huang, C.-Y. Hsieh, K.-H. Chen, and S.-Y. Kuo, “Load Dependent Dead-Times Controller Based on Minimized Duty Cycle Technique for DC-DC Buck Converters”, in Proc. IEEE Power Electron. Spec. Conf., Jun. 2007, pp.2037-2041.
[53] W. Yan, C. Pi, W. Li, and R. Liu, “Dynamic Dead-Time Controller for Synchronous Buck DC-DC Converters”, IET Electron. Lett., vol. 46, no. 2, pp. 164-165, Jan. 2010.
[54] W. Yan, W. Li, and R. Liu, “A Noise-Shaped Buck DC–DC Converter with Improved Light-Load Efficiency and Fast Transient Response”, IEEE Trans. Power Electron., vol. 26, no. 12, pp. 3908-3924, Dec. 2011.
[55] W.-R. Liou, M.-L. Yeh, and Y.-L. Kuo, “A High Efficiency Dual-Mode Buck Converter IC for Portable Applications”, IEEE Trans. Power Electron., vol. 23, no. 2, pp. 667-677, Mar. 2008.
[56] F.-F. Ma, W.-Z. Chen, and J.-C. Wu, “A Monolithic Current-Mode Buck Converter with Advanced Control and Protection Circuits”, IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1836-1846, Sep. 2007.
[57] B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. New York: McGraw-Hill, 2001.
[58] S. Cliquennois, A. Donida, P. Malcovati, A. Baschirotto, and A. Nagari, A 65-nm, “1-A Buck Converter with Multi-Function SAR-ADC-Based CCM PSK Digital Control Loop”, IEEE J. Solid-State Circuits, vol. 47, no. 7, pp. 1546-1556, Jul. 2012.
[59] X. Zhang and D. Maksimović, “Multimode Digital Controller for Synchronous Buck Converters Operating over Wide Ranges of Input Voltages and Load Currents”, IEEE Trans. Power Electron., vol. 25, no. 8, pp. 1958-1965, Aug. 2010.
[60] C.-L. Chen, W.-L. Hsieh, W.-J. Lai, K.-H. Chen, and C.-S. Wang, “A New PWM/PFM Control Technique for Improving Efficiency over Wide Load Range”, in Proc. IEEE Int. Conf. Electron., Circuits Syst., Aug. 2008, pp. 962-965.
[61] J.-C. Tsai, T.-Y. Huang, W.-W. Lai, and K.-H. Chen, “Dual Modulation Technique for High Efficiency in High-Switching Buck Converters over a Wide Load Range”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 7, pp. 1671-1680, Jul. 2011.
[62] C.-L. Chen, W.-J. Lai, T.-H. Liu, and K.-H. Chen, “Zero Current Detection Technique for Fast Transient Response in Buck DC-DC Converters”, in Proc. IEEE Int. Symp. Circuits Syst., May 2008, pp. 2214-2217.
[63] K. Wang, N. Rahman, Z. Lukić, and A. Prodić, “All-Digital DPWM/DPFM Controller for Low-Power DC-DC Converters”, in Proc. IEEE Appl. Power Electron. Conf. Expo., Mar. 2006, pp. 719-723.
[64] N. Rahman, A. Parayandeh, K. Wang, and A. Prodić, “Multimode Digital SMPS Controller IC for Low-Power Management”, in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 5327- 5330.

指導教授

薛木添(Muh-Tian Shiue)

審核日期

2014-7-8

推文