可應用於高溫操作之鍺量子點單電洞電晶體之製程開發與評估

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：24

、訪客IP：3.138.69.39

姓名

劉昱宏(Yu-hung Liu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

可應用於高溫操作之鍺量子點單電洞電晶體之製程開發與評估
(Process Development and Evaluation of Germanium Quantum Dot Single Hole Transistor for High-temperature Operation)

相關論文

★ 高效能矽鍺互補型電晶體之研製	★ 高速低功率P型矽鍺金氧半電晶體之研究
★ 應變型矽鍺通道金氧半電晶體之研製	★ 金屬矽化物薄膜與矽/矽鍺界面反應之研究
★ 矽鍺異質源/汲極結構與pn二極體之研製	★ 矽鍺/矽異質接面動態啓始電壓金氧半電晶體之研製
★ 應用於單電子電晶體之矽/鍺量子點研製	★ 矽鍺/矽異質接面動態臨界電壓電晶體及矽鍺源/汲極結構之研製
★ 選擇性氧化複晶矽鍺形成鍺量子點的光特性與光二極體研製	★ 選擇性氧化複晶矽鍺形成鍺量子點及其在金氧半浮點電容之應用
★ 鍺量子點共振穿隧二極體與電晶體之關鍵製程模組開發與元件特性	★ 自對準矽奈米線金氧半場效電晶體之研製
★ 鍺浮點記憶體之研製	★ 利用選擇性氧化單晶矽鍺形成鍺量子點之物性及電性分析
★ 具有自我對準電極鍺量子點單電洞電晶體之製作與物理特性研究	★ 具有自我對準下閘電極鍺量子點單電洞電晶體之研製

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

隨著 CMOS 關鍵製程技術不斷微縮，現今已快接近物理的極限，因此許多奈米元件越來越受到重視，其中單電子/電洞電晶體結合了小尺寸、高操作速度與低消耗功率等優點，所以單電子/電洞電晶體為大家所矚目的元件之一。本論文致力於關鍵製程模組開發與評估，將其應用於可在高溫下操作之單電洞電晶體。欲製作出在高溫下操作之單電洞電晶體，最關鍵之處在於鍺量子點尺寸及位置上地控制以及如何精準地控制三端介電層的薄膜厚度。
因在關鍵製程模組開發上遇到一些瓶頸，導致元件最後無法順利完成。故藉學長所製作出”利用氮化矽作為穿隧接面之鍺量子點單電洞電晶體”來學習電性量測與分析，以及更進一步地利用此元件做脈衝量測分析，來觀察電洞進出鍺量子點的傳輸行為模式及元件的操作速度，期望未來可應用於高頻元件發展上面。

摘要(英)

As the dramatic scaling of key modules of CMOS technology, the feature sizes of Si CMOS devices are close to their physical limitation. Therefore, nano-devices attract more attentions in nowadays. Single electron/ hole transistors (SETs/SHTs) combine the potentials of small dimension, high operating speed and low power consumption. Thereby, SETs/SHTs become one of the devices that people look forward to. This thesis dedicates and focuses on the process development and evaluation of Ge QD SHT for high-temperature operation. The key modules of SHT for high-temperature operation are the precise control of Ge QD size, position and the dielectric thickness between gate, source, and drain electrode.
Due to the bottleneck of process development, the SHTs could not be realized. Thereby, this thesis used the devices of a senior’s project—“Fabrication and Electrical characterization of Germanium QD Single Hole Transistor with Si3N4 tunnel junction” to learn the measurement and characteristics of SHTs. Moreover, this thesis also characterized the operation speed and transportation mechanism of holes into a Ge QD using a pulse measurement for high-frequency applications in future work.

關鍵字(中)

★ 鍺量子點
★ 單電洞電晶體
★ 選擇性沉積

關鍵字(英)

★ Ge QD
★ single hole transistor
★ selective deposition

論文目次

目錄
第一章簡介 1
1-1 單電子/電洞電晶體的發展 1
1-2 單電子/電洞電晶體的應用 3
1-3 單電洞電晶體操作原理 3
1-4 研究動機 5
1-5 論文概要 6

第二章單電洞電晶體初步製程流程設計 12
2-1 前言 12
2-2 單電洞電晶體初步製作流程 12

第三章元件關鍵製程模組開發 21
3-1 前言 21
3-2 控制鍺量子點尺寸及位置模組開發 21
3-2-1 回顧本實驗室量子點形成方法與定量定位 21
3-2-2 直徑10 nm 以下鍺量子點製作 23
3-2-3 如何控制鍺量子點形成之位置 24
3-3 自我對準式源/汲極模組開發 26
3-3-1 前言 26
3-3-2 複晶矽鍺選擇性沉積 27
3-3-3 製作間隙壁來防止複晶矽鍺成核於氮化矽側壁上 29
3-4 如何精準控制三端氧化層的薄膜厚度 30

第四章元件電性分析與討論 46
4-1 前言 46
4-2 回顧元件 DC 直流特性 46
4-2-1 量測儀器與方法 46
4-2-2 元件參數萃取 47
4-2-3 元件之 DC 直流特性 47
4-3 元件之脈衝量測與特性分析 48
4-3-1 量測儀器與方法 48
4-3-2 如何設定脈衝量測條件 49
4-3-3 脈衝量測結果與討論 49

第五章結論與未來展望 57

參考文獻 58

參考文獻

參考文獻
[1] K. K. Likharev, “Correlated discrete transfer of single electrons in ultrasmall tunnel junctions,” IBM Journal of Research and Development, 32, 144, (1988).
[2] T. A. Fulton and G.J. Dolan, “Observation of single-electron charging effects in small tunnel junctions,” Physical Review Letters, 59, 109, (1987).
[3] Susan J. Angus, Andrew J. Ferguson, Andrew S. Dzurak and Robert G. Clark, “Gate-defined quantum dots in intrinsic silicon,” Nano Letters, 7, 2051, (2007).
[4] S. J. Shin, C. S. Jung, B. J. Park, T. K. Yoon, J. J. Lee, S. J. Kim, J. B. Choi, Y. Takahashi and D. G. Hasko, “Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature,” Applied Physics Letters, 97, 103101, (2010).
[5] W. T. Lai, David M. T. Kuo and P. W. Li, “Transient current through a single germanium quantum dot,” Physical E, 41, 886, (2009).
[6] I. H. Chen, K. H. Chen, W. T. Lai and P. W. Li, “Single Ge quantum dot placement along with self-aligned electrodes for effective management of single charge tunneling,” IEEE Transactions on Electron Devices, 59, 3224, (2012).
[7] International Technology Roadmap for Semiconductors, “Emerging Research Devices,” (2013)
[8] M. Saitoh, H. Harata and T. Hiramoto, “Room-temperature demonstration of integrated silicon single-electron transistor circuit for current switching and analog pattern matching.” IEDM Technical Digest, 187, (2004).
[9] K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Hashimoto, T. Kobayashi, T. Kure and K. Seki, “Single-electron memory for giga-to-tera bit storage” Proceedings of the IEEE, 87, 633, (1999).
[10] 周信宏， “利用氮化矽作為穿隧接面之鍺量子點單電洞電晶體之製作與特性分析”，碩士論文，國立中央大學，民國99年
[11] Michael Quirk and Julian Serda, “Semiconductor Manufacturing Technology,” Chapter 6.
[12] Lei Zhuang, Lingjie Guo and Stephen Y. Chou, “Silicon single-electron quantum-dot transistor switch operating at room-temperature,” Applied Physics Letters, 72, 1205, (1998).
[13] B. H. Choi, S. W. Hwang, I. G. Kim, H. C. Shin, Yong Kim and E. K. Kim, “Fabrication and room-temperature characterization of a silicon self-assembled quantum-dot transistor,” Applied Physics Letters, 73, 3129, (1998).
[14] H. Ishikuro and T. Hiramoto, “Quantum mechanical effects in the silicon quantum dot in a single-electron transistor,” Applied Physics Letters, 71, 3691, (1997).
[15] Y. Ono, Y. Takahashi, M. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara and K. Murase, “Fabrication method for IC-oriented Si twin island single electron transistors,” IEDM Technical Digest, 123, (1998).
[16] C.Y. Chien, W. T. Lai, Y. J. Chang, C. C. Wang, M. H. Kuo and P. W. Li, “Size tunable Ge quantum dots for near-ultraviolet to near-infrared photosensing with high figures of merit,” Nanoscale, 6, 5303, (2014).
[17] M.H. Kuo, C. C. Wang, W. T. Lai, Tom George and P. W. Li, “Designer Ge quantum dots on Si: A heterostructure configuration with enhanced optoelectronic performance,” Applied Physics Letters, 101, 233107, (2012).
[18] K. H. Chen, C. C. Wang, Tom George and P. W. Li, “The role of Si interstitials in the migration and growth of Ge nanocrystallites under thermal annealing in an oxidizing ambient,” Nanoscale, 9, 339, (2014)
[19] 廖柏翔， “高濃度矽鍺量子點/矽奈米柱異質結構光偵測器之研製與光電性分析”，碩士論文，國立中央大學，民國101年
[20] I. H. Chen, W. T. Lai and P. W. Li, “Realization of solid-state nanothermometer using Ge quantum-dot single-hole transistors in few-hole regime” Applied Physics Letters, 104, 243506, (2014).

指導教授

李佩雯(Pei-wen Li)

審核日期

2014-8-14

推文