參考文獻 |
[1] Chengming He, Kuangming Yap, Degang Chen and Randall Geiger, “Nᵀᴴ order circular symmetry pattern and hexagonal tesselation: two new layout techniques cancelling nonlinear gradient,” In Proceedings of International Symposium on Circuits and Systems, Vol. 1, pp. 237 - 240, 2004.
[2] Cheng-Wu Lin, Chung-Lin Lee, Jai-Ming Lin and Soon-Jyh Chang, “Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits,” In Proceedings of International Conference on Computer-Aided Design, pp. 635 - 642, 2012.
[3] Cheng-Wu Lin, Jai-Ming Lin, Yen-Chih Chiu, Chun-Po Huang and Soon-Jyh Chang, “Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits,” In Proceedings of Design Automation Conference, pp. 528 - 533, 2011.
[4] DiaaEldin Sayed and Mohamed Dessouky, “Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio,” In Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 576 - 580, 2002.
[5] J. Bastos, M. Steyaert, B.Graindourze and W. Sansen, “Influence of die attachment on MOS transistor matching,” In Proceedings of International Conference on Microelectronic Test Structures, pp. 27 - 31, 1996.
[6] Jwu-E Chen, Pei-Wen Luo, and Chin-Long Wey, “Yield Evaluation of Analog Placement with Arbitrary Capacitor Ratio,” In Proceedings of International Symposium on Quality Electronic Design, pp. 179 - 184, 2009.
[7] Mallik Kandala, Ramgopal Sekar, Chenglong Zhang and Haibo Wang, "A low power charge-redistribution ADC with reduced capacitor array,” International Symposium on Quality Electronic Design, pp. 44 - 48, 2010.
[8] Seong-Jin Cho, Yohan Hong, Taegeun Yoo, and Kwang-Hyun Baek, "A 10-Bit, 50 MS/s, 55 fJ/conversion-step SAR ADC with split capacitor array,” International Conference on ASIC, pp. 472 - 475, 2011.
[9] Xin Dai, Chengming He, Hanqing Xing, Degang Chen and Randall Geiger, “An Nᵀᴴ order central symmetrical layout pattern for nonlinear gradients cancellation,” In Proceedings of International Symposium on Circuits and Systems, Vol. 5, pp. 4835 - 4838, 2005.
[10] Yonghua Cong and Randall L. Geiger, “Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays,” In Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Volume: 47 ,Issue: 7, 585 - 595, 2000. |