摘要(英) |
Mass production of the yield (Yield) and low cost has a close relationship, with the entry of nanometer era, appearing wafer defect patterns more volatile, the decomposition ratio of the number of defects accumulate operations through equal proportions observed crystal chart subject to different proportions of defect density influence.
This paper presents a Poisson yield as the basis, the number of grains fault wafer map (NBD) clustering and fault grain direction number (NCD) is a function of two characteristics observed coordinates, the most realistic of the wafer map show observe two features located in the ratio of the coordinate position.
Ratio analysis of randomly generated uniformly observed defects in the wafer map NBD and NCD distribution of the phenomenon and proposed saber feature map correction average number of flaws in the past, proposed, in order to achieve more in line with actual wafer map model, the use of NBD and NCD analyze the relationship between NBD and NCD, and defect wafer maps of classified do more in-depth analysis and verification.
In this experiment, we use the boomerang feature map feature map do with saber verified by observing feature pattern to identify damaged grain flocking situation and the location, view the uniformity of its flaws. And then to verify the practicality feature map Not classified wafer map, and thus to improve yield, test efficiency and reduce costs. |
參考文獻 |
[1] Jwu-E Chen, Mill-Jer Wang, Yen-Shung Chang, Shaw Cherng Shyu, and
Yung-Yuan Chen, “ Yield Improvement by Test Error Cancellation ”, in Test
Symposium (ATS), pp.258-260, Nov. 1996.
[2] C. - K. Hsu, Lin, F., Cheng, K. - T. Tim, Zhang, W., Li, X., Carulli, J. M., and
Butler, K. M., “Test data analytics - Exploring spatial and test-item correlations
in production test data”, in Test Conference (ITC), pp.1-10, Sep. 2013.
[3] Ming-Ju Wu, Jyh-Shing Roger Jang, and Jui-Long Chen, “Wafer Map Failure
Pattern Recognition and Similarity Ranking for Large-scale Datasets”, IEEE
Transactions on Semiconductor Manufacturing, vol.28, no.1, pp.1-12, Feb. 2015.
[4] S. Zhang, Lin, F., Hsu, C. - K., Cheng, K. - T. Tim, and Wang, H., “Joint Virtual
Probe: Joint exploration of multiple test items′ spatial patterns for efficient silicon characterization and test prediction”, in Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1-6, Mar. 2014.
[5] F. Lin, Hsu, C. - K., and Cheng, K. - T. Tim, “Learning from Production Test
Data: Correlation Exploration and Feature Engineering”, in Test Symposium
(ATS), pp.236-241, Nov. 2014.
[6] F. Lin, Hsu, C. - K., and Cheng, K. - T. Tim, “Feature engineering with canonical
analysis for effective statistical tests screening test escapes”, in Test Conference (ITC), pp.1-10, Oct. 2014.
[7] 廖仁男, “Boomerang Equivalence: A Classifier for Uniform Wafer Maps ” , 碩
士論文﹐中央大學﹐2010.
[8] 曾國銓, “A Non-uniformly Distributed Defect Map Analysis by Quantification
Model” , 碩士論文﹐中華大學﹐2013.
[9] 林正田,“Wafer Map Analysis from a Random-Defect-Source Perspective”,
碩士論文﹐中央大學﹐2012.
[10] 邱政文,“Bat-wing : an inductive model for wafer map characterization and generation”, 碩士論文﹐中央大學﹐2006.
[11] MATLAB之工程應用,http://bime-matlab.blogspot.tw/
[12] 葉昱緯,“Application of Boomerang Chart to Real-World Mass Production Wafer Maps”, 碩士論文﹐中央大學﹐2016. |