摘要(英) |
The general wafer map is composed of random and systematic errors. In this paper, we analyze the six kinds of symptomatic errors among the nine kinds of systematic errors. After observing the characteristics of the six kinds of errors, the wafer map is partitioned into wafer maps of the feature graphics so that systematic errors of the feature can be enhanced and the part of random errors can be separated. Then we observe the effect of improving system errors resolution after partition.
However, after the partition into various shapes, it is an issue whether all the characteristic parameters of our research will not be applicable due to the different shapes. Therefore, this study also verifies the parameters of all the partition patterns. In addition, the use of the Poisson Yield can determine the randomness of the wafer map, in the past we use the number of bad dice (NBD) and the number of contiguous line(NCL) can describe a part of Poisson Yield. In this paper, we propose to correct the defects of the previous experimental parameters so that future research methods can describe the entire Poisson Yield to facilitate the determination of randomness.
In addition to partitioning the continuation of the previous use of Boomerang to determine the clustering situation, and then proposed two methods to determine the systematic error partition, namely sector-shaped and donut-shaped bad dice distribution detection. The two methods are to predict the distribution of bad dice to discriminate. Finally, the three methods are combined to complement each other, so as to improve the ability of discrimination systematic errors promptly, so as to improve the yield, test efficiency and reduce costs. |
參考文獻 |
[1] Jwu-E Chen, Mill-Jer Wang, Yen-Shung Chang, Shaw Cherng Shyu, and
Yung-Yuan Chen, “ Yield Improvement by Test Error Cancellation ”, in Test
Symposium (ATS), pp.258-260, Nov. 1996.
[2] C. - K. Hsu, Lin, F., Cheng, K. - T. Tim, Zhang, W., Li, X., Carulli, J. M., and
Butler, K. M., “Test data analytics - Exploring spatial and test-item correlations
in production test data”, in Test Conference (ITC), pp.1-10, Sep. 2013.
[3] Ming-Ju Wu, Jyh-Shing Roger Jang, and Jui-Long Chen, “Wafer Map Failure
Pattern Recognition and Similarity Ranking for Large-scale Datasets”, IEEE
Transactions on Semiconductor Manufacturing, vol.28, no.1, pp.1-12, Feb. 2015.
[4] S. Zhang, Lin, F., Hsu, C. - K., Cheng, K. - T. Tim, and Wang, H., “Joint Virtual
Probe: Joint exploration of multiple test items′ spatial patterns for efficient silicon characterization and test prediction”, in Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1-6, Mar. 2014.
[5] F. Lin, Hsu, C. - K., and Cheng, K. - T. Tim, “Learning from Production Test
Data: Correlation Exploration and Feature Engineering”, in Test Symposium
(ATS), pp.236-241, Nov. 2014.
[6] F. Lin, Hsu, C. - K., and Cheng, K. - T. Tim, “Feature engineering with canonical
analysis for effective statistical tests screening test escapes”, in Test Conference (ITC), pp.1-10, Oct. 2014.
[7] 林正田,“Wafer Map Analysis from a Random-Defect-Source Perspective”,
碩士論文﹐中央大學﹐2012.
[8] 邱政文,“Bat-wing : an inductive model for wafer map characterization and generation”, 碩士論文﹐中央大學﹐2006.
[9] 蕭寶威,“Wafer Map Analysis from Random Distributed Defects”, 碩士論文﹐中央大學﹐2016.
[10] 葉昱緯,“Application of Boomerang Chart to Real-World Mass Production Wafer Maps”, 碩士論文﹐中央大學﹐2016. |