應用於1Gbps車用乙太網路傳輸之 等化器與時序回復電路實現

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：64

、訪客IP：18.217.45.29

姓名

林祐平(You-Ping Lin) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

應用於1Gbps車用乙太網路傳輸之等化器與時序回復電路實現
(Implementation of Equalizer and Timing Recovery Circuit for 1Gbps Automotive Ethernet Transmission)

相關論文

★ 應用於2.5G/5GBASE-T乙太網路傳收機之高成本效益迴音消除器	★ 應用於IEEE 802.3bp車用乙太網路之硬決定與軟決定里德所羅門解碼器架構與電路設計
★ 適用於 10GBASE-T 及 IEEE 802.3bz 之高速低密度同位元檢查碼解碼器設計與實現	★ 基於蛙跳演算法及穩定性準則之高成本效益迴音消除器設計
★ 運用改良型混合蛙跳演算法設計之近端串音干擾消除器	★ 運用改良粒子群最佳化演算法之近端串擾消除器電路設計
★ 應用於多兆元網速乙太網路接收機類比迴音消除器之最小均方演算法電路設計	★ 應用於數位視頻廣播系統之頻率合成器及3.1Ghz寬頻壓控震盪器
★ 地面數位電視廣播基頻接收器之載波同步設計	★ 適用於通訊系統之參數化數位訊號處理器核心
★ 以正交分頻多工系統之同步的高效能內插法技術	★ 正交分頻多工通訊中之盲目頻域等化器
★ 兆元位元率之平行化可適性決策回饋等化器設計與實作	★ 應用於數位視頻廣播系統中之自動增益放大器及接受端濾波器設計
★ OFDM Symbol Boundary Detection and Carrier Synchronization in DVB-T Baseband Receiver Design	★ 適用於億元位元率混合光纖與銅線之電信乙太接取網路技術系統之盲目等化器和時序同步電路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文依據IEEE 802.3bp™-2016標準的車用下世代Gigabit乙太網路傳輸為模擬環境，提出接收機通道等化器以及時序迴路的演算法與電路設計。由於有線通道相較於無線通道屬於緩慢時變通道，不會有劇烈變化，因此在通道等化器上可以採用低複雜度的LMS 演算法來克服通道效應。其中通道等化器包含了前饋等化器以及決策回授等化器，前者用來消除前符碼間干擾，後者用來消除後符碼間干擾。時序迴路則採用鎖相迴路來克服兩個因素，分別是傳送端數位-類比轉換器與接收端類比-數位轉換器的時脈不匹配效應以及通道的角度偏移效應。此外，通道等化器及時序迴路因會發生交互作用而造成時序迴復電路有失敗之危機，本論文有針對此議題提出解決之道。硬體實現上先利用Xilinx ISE Design Suite撰寫，透過SMIMS VeriEnterprise Xilinx FPGA進行即時驗證電路功能，且經由Design Compiler來驗證在製程為TSMC 40nm下的電路功能，最後也使用相同製程來設計晶片。

摘要(英)

In order to develop an IEEE 802.3bp™-2016 compatible next generation gigabit Ethernet transceiver for automotive environment, the algorithms and circuits for channel equalization and timing recovery are presented in this thesis. In order to overcome the harmful inter-symbol interference (ISI), feedforward equalizer and decision feedback equalizer are employed to deal with pre-cursor and post-cursor of inter-symbol interference, respectively. Since the wired channels are slow time-variant, the low complexity Least Mean Square (LMS) algorithm can be adopted to update the coefficients of equalizer. In timing recovery, Phase-Lock Loop (PLL) will overcome two factors that are resulted from channel response and the clock mismatch between AD/DA converters, respectively. Furthermore, the phenomenon induced by the interaction of equalization and timing recovery is combated by the proposed timing recovery approach. Finally, this design is coded on Xilinx ISE Design Suite, verified on SMIMS VeriEnterprise Xilinx FPGA and Design Compiler. And then the proposed design is implemented in 40nm CMOS technology.

關鍵字(中)

★ 等化器
★ 時序回復

關鍵字(英)

★ Equalizer
★ Timing Recovery

論文目次

摘要 I
ABSTRACT II
致謝 III
目錄 IV
圖目錄 VII
表目錄 IX
第一章緒論 1
1.1 背景 1
1.2 研究動機 3
1.3 論文架構 3
第二章等化器介紹 4
2.1 濾波器架構 4
2.2 等化器種類 6
2.2.1 線性等化器 6
2.2.2 非線性等化器 8
2.3 等化器演算法 9
2.3.1 最小均根(Least Mean Square, LMS) 9
2.3.2 決策最小均根(Sign-LMS) 12
2.3.3 延遲最小均根(Delay-LMS) 13
2.3.4 可適應消除等化器(Adaptive Canceler Equalizer, ACE) 14
2.4 盲目等化器演算法 16
2.4.1定值模數演算法(Constant Modulus Algorithms, CMA) 16
2.4.2 雙模式定值模數演算法(Dual mode CMA) 18
第三章時序回復介紹 19
3.1 基本介紹 19
3.2 鎖相迴路原理 21
3.3鎖相迴路分析 24
第四章系統架構與模擬結果 26
4.1 系統架構 26
4.2 模擬環境 28
4.2.1 通道 28
4.2.2 配對器 29
4.3等化器模擬結果 30
4.3.1 可適應消除等化器模擬結果 30
4.3.2 決策回授等化器模擬結果 32
4.4鎖相迴路模擬結果 34
第五章電路架構與晶片實現 40
5.1硬體設計規格 40
5.2硬體電路介紹 41
5.2.1等化器電路 41
5.2.2 鎖相迴路電路 44
5.3設計流程 45
5.4定點數模擬分析 46
5.5模擬驗證 47
5.6晶片設計結果 49
第六章結論與未來展望 51
參考文獻 52

參考文獻

[1] IEEE Std 802.3bp™, 30 June 2016, “Standard for Ethernet Amendment 4: Physical Layer Specifications and Management Parameters for 1 Gb/s Operation over a Single Twisted Pair Copper Cable”
[2] N. J. Fiege, “Multirate digital signal processing: multirate systems, filter banks, wavelets”, 1994.
[3] Bernard, Skliar, “Digital Communication Fundamentals and Applications,” Prentice Hall,1996.
[4] M. S. Mueller and J. Salz, “A unified theory of data-aided equalization," B.S.T.J., vol.60, no.9, pp. 2023-2038, Nov, 1981.
[5] Zhao, Y. and Huang, A., “A Novel Channel Estimation Method for OFDM Mobile Communication Systems Based on Pilot Signals and Transform Domain Processing,” Proc. IEEE 47th Vehicular Technology Conference, Phoenix, USA, May, pp. 2089-2093 (1997).
[6] Madalena Costa, Ary L. Goldberger, and C. K. Peng, “Multiscale entropy analysis of biological signals,” Published 18 Feb 2005.
[7] Zheng, Z., Hao, C. Y.; Yang, X. M. “Least squares channel estimation with noise suppression for OFDM systems,” Electr. Lett. 2016, 52, pp. 37–39.
[8] Fertner. A, “Improvement of bit-error-rate in decision feedback equalizer by preventing decision-error propagation,” Signal Processing, IEEE Transactions on vol. 467, pp.1872-1877, July 1998.
[9] B. Widrow and S. D. Stearns, Adaptive Signal Processing, Englewood Cliffs: Prentice Hall, 1985.
[10] Inseop Lee and W. Kenneth Jenkins, “Adaptive canceler-equalizer for digital communication channels,” Proceedings of 41st Midwest Symposium on Circuits and Systems, Notre Dame, IN, Aug 1998.
[11] Inseop Lee and W. Kenneth Jenkins, “A comparison of two adaptive equalizers DFE and ACE,” 1999 IEEE International Symposium on Circuits and Systems, Orlando, FL, 1999, Vol. IV, pp. 435-438.
[12] Y. Sato, “A method of self-recovering equalization for multi-level amplitude modulation,” IEEE Trans. Commun., Vol. COM-23, NO. 6, pp. 679-682, June 1975.
[13] D. N. Godard, “Self-recovering equalization and carrier tracking in two-dimensional data communication systems,” IEEE Trans. Commun., vol. COM-28, NO. 11, pp. 1867-1875, Nov. 1980.
[14] Vijitha Weerakody and Saleem A.Kassam, “Dual-Mode type Algorithm for blind equalization,” IEEE Trans. Commun., Vol. 42, pp. 22-28, Jan 1994.
[15] K. N. Oh and Y. O. Chin, “New Blind Equalization techniques based on constant modulus algorithm,” Proc. 1995 IEEE Int. Conf. Commun., vol. 1, pp. 865-869, Seattle, WA, June 1995.
[16] K. H. Mueller and M. Müller, “Timing recovery in digital synchronous data receivers,” IEEE Trans. Commun., vol. COM-24, pp. 516-531, May 1976.

指導教授

薛木添(Muh-Tian Shiue)

審核日期

2019-1-3

推文