實現類比電路仿真的波動數位濾波器架構生成與模擬

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：54

、訪客IP：3.128.255.103

姓名

蔡季軒(Ji-Xuan Tsai) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

實現類比電路仿真的波動數位濾波器架構生成與模擬
(On WDF Structure Synthesis and Simulation for Analog Circuit Emulation)

相關論文

★ 以基本類比電路架構為基礎的佈局自動化工具

★ 可保留設計風格及繞線行為之類比佈局遷移技術

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

隨著製程技術發展日益成熟，單晶片系統( System on Chip , SOC )已成為設計的主流。由於在單晶片系統架構當中包含了數位電路與類比電路，系統的整合與驗證仍然是一個很大的挑戰。數位電路已經有了FPGA這種快速且低成本進行電路驗證與仿真的平台，而目前尚未有一個成熟的針對類比或是混訊電路的仿真器可以很完美的解決混訊驗證的問題。本篇論文利用波動數位濾波器(Wave Digital Filter, WDF)的原理，將類比電路對映到數位電路上，進而在FPGA上實現類比電路的仿真。
儘管WDF理論被證明是一個可以用來仿真類比電路的有效方法，但是尚未有一個完整而有效的方法可以將結構複雜的電路轉換成對應的WDF架構。本篇論文引入了J型配線器(J-type Adaptor)的概念來解決複雜電路的環狀結構。有了J型配線器後，我們提出了一個自動化的流程可以將各種不同的類比電路轉換為WDF架構，此外還針對轉換出的架構提出了深度優化演算法，進而縮短關鍵路徑(Critical Path)。在優化流程結束後，也會在我們建構的MATLAB環境中模擬WDF架構的行為以驗證架構的正確性，並且可以得到有效的資訊提供給後續的FPGA硬體實現流程。從實驗結果可以看出，本篇論文所提出的流程可以針對實驗電路轉換出正確的WDF架構且縮短其關鍵路徑。

摘要(英)

With the development of semiconductor process technology, system-on-chip (SOC) has become the mainstream of design style. However, system integration and verification are still big challenges for SOC designs including digital circuits and analog circuits. FPGA emulation is a fast and low-cost solution for verifying digital circuits. For analog/mixed-signal circuits, there is still no mature emulator to solve the problem of mixed-signal verification. In this thesis, Wave Digital Filter (WDF) is adopted to map analog circuits to digital circuits for the analog circuit emulation on FPGA.
Although classical WDF theory was proved as a solid method to emulate analog circuits, there is no complete and efficient approach for converting complex circuit structures into corresponding WDF structures. In this thesis, we adopt the concept of J-type adaptor to handle the loop structures of complex circuits. With the new J-type adaptor, an automatic flow is proposed to convert various analog circuits into WDF structures. Furthermore, a depth optimization algorithm is also proposed to reduce the critical path of generated WDF structures. After optimization, the WDF structure will be simulated in the proposed MATLAB environment to verify its correctness and get some useful information for the following FPGA implementation flow. As shown in the demo cases , the proposed flow is able to provide accurate WDF structures with minimized path length for those cases.

關鍵字(中)

★ 類比電路
★ 仿真

關鍵字(英)

論文目次

摘要 i
Abstract vi
致謝 vii
目錄 viii
圖目錄 x
表目錄 xiii
1 第一章、緒論 1
1-1 研究動機 1
1-2 相關研究 3
1-2-1 場列式可程式類比陣列(FPAA) 3
1-2-2 可程式化類比元件陣列(PANDA) 5
1-3 論文結構 6
2 第二章、背景知識 8
2-1 數位濾波器(Digital Filter)模型 8
2-2 波動數位濾波器(Wave Digital Filter) 10
2-2-1 波動數位濾波器模型 10
2-2-2 配線器(Adaptor) 13
2-2-3 非線性半導體場效電晶體模型(MOSFET) 17
2-2-4 J型配線器(J-type Adaptor) 19
3 第三章、WDF架構的生成與模擬 22
3-1 WDF架構的自動生成 23
3-1-1 選擇節點 25
3-1-2 選擇元件 26
3-1-3 連接元件 27
3-1-4 建構WDF架構實例 30
3-2 WDF架構深度的優化 32
3-2-1 配線器的交換特性 34
3-2-2 深度優化流程 37
3-2-3 並聯配線器的平衡 39
3-2-4 J型配線器的平衡 42
3-3 WDF的模擬剖析(Profiling) 44
4 第四章、實驗結果 49
4-1 實驗環境 49
4-2 T型橋式電路(Bridged-T) 50
4-3 二階放大器電路(Two Stage OPA) 51
5 第五章、結論 55
6 參考文獻 56

參考文獻

[1] A. V. Karthik and J. Roychowdhury, "ABCD-L: Approximating continuous linear systems using Boolean models," in Proceedings of the 50th Annual Design Automation Conference, pp. 1–9, May 2013.
[2] R. A. Rutenbar, "Design automation for analog: The next generation of tool challenges," Proceedings of IEEE/ACM International Conference, pp. 458–460, Nov. 2009.
[3] Fettweis, “Wave digital filters: Theory and practice,” Proceedings of the IEEE, vol. 74, no. 2, pp. 270–327, 1986.
[4] K. Meerkotter and R. Scholz, “Digital simulation of nonlinear circuits by wave digital filter principles,” IEEE Int’l Symp. on Circuits and Systems, pp. 720–723, 1989.
[5] H. Kutuk and S.-M. Kang, “A field-programmable analog array (FPAA) using switched-capacitor techniques,” in Proc. IEEE Int’l Symp. on Circuits and Systems, vol. 4, 1996, pp. 41-44, 1996.
[6] E. K. Lee and W. L. Hui, “A novel switched-capacitor based field-programmable analog array architecture,” in Field-Programmable Analog Arrays, Springer, pp. 33-50, 1998.
[7] E. K. Lee and P. G. Gulak, “A transconductor-based field-programmable analog array,” in Proc. IEEE Int’l Solid-State Circuits Conf., pp. 198-199, 1995.
[8] B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, “A field programmable analog array for CMOS continuous-time OTA-C filter applications,” IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 125-136, 2002.
[9] T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, “Large-scale field-programmable analog arrays for analog signal processing,” IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 52, no. 11, pp. 2298-2307, 2005.
[10] N. Suda & J. Suh & N. Hakim & Y. Cao & B. Bakkaloglu, “A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation,” IEEE Transactions on Circuits and Systems I: Regular Papers, pp. 181-190, Jan 2016.
[11] Y.-S. Han, “A simulation platform for analog circuits using wave digital filters and nonlinear MOS model,” National Central University, Taiwan, 2015.
[12] H.-P. Yang, “Automatic construction and scheduling of the Wave Digital Filter structures for analog emulators,” National Central University, Taiwan, 2016.
[13] C.-H. Wang, “Nonlinear transistor model for WDF-based analog emulators,” National Central University, Taiwan, 2016.
[14] H.-P. Yang, H.-J. Hsu, C. Wang, C.-N. J. Liu, and J.-Y. Jou, “Automatic netlist transformation for WDF-based analog emulator,” Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI), Oct. 2016.
[15] W. Wu, Y.-L. Chen, Y. Ma, C.-N. Liu, J.-Y. Jou, S. Pamarti, and L. He, “Wave Digital Filter based analog circuit emulation on FPGA,” IEEE Int’l Symp. on Circuit and Systems, May 2016.
[16] B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, “Bsim: Berkeley short-channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. 22, no. 4, pp. 558–566, 1987.
[17] T. Shima, T. Sugawara, S. Moriyama, and H. Yamada, “Three-dimensional table look-up MOSFET model for precise circuit simulation,” IEEE J. Solid-State Circuits, vol. 17, no. 3, pp. 449-454, 1982.
[18] S.-Y. Pan, "A new adaptor for WDF-based analog emulator with complicated topology," National Central University, Taiwan, 2017
[19] T. Schwerdtfeger and A. Kummert, “A multidimensional signal processing approach to WDF with topology-related delay-free loops,” IEEE Int’l Conf. on Acoustics, Speech and Signal Processing (ICASSP), 2014.
[20] M.-L. Li, " Resource optimization for hardware generation of WDF-based circuit emulators" National Central University, Taiwan, 2019
[21] Xilinx, Inc., “Zynq-7000 All programmable SoC overview,” 2016 [Online].Available:https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf

指導教授

周景揚劉建男

審核日期

2019-8-19

推文