參考文獻 |
參考文獻
[1] T. Sudo, H. Sasaki, N. Masuda, and J. L. Drewniak, “Electromagnetic interference (EMI) of system-on-package (SOP),” IEEE Trans. on Advanced Packaging, vol. 27, no. 2, pp. 304-314, May 2004
[2] 花怡慧, “66/ 133/ 266 MHz展頻時脈產生器之設計與製作,” 碩士論文, 國立臺灣大學, 2002
[3] A. Shoval, W. Martin, and D. A. Johns, “A 100 Mb/s BiCMOS adaptive pulse-shaping filter,” IEEE J. on Selected Areas in Communication, vol. 13, pp. 1692-1702, Dec. 1995
[4] S. Bolger and S. O. Darwish, “Use spread-spectrum techniques to reduce EMI,” May 1998
[5] 沈鼎璿, “利用除小數頻率合成器製作之展頻時脈產生器,” 碩士論文, 國立臺灣大學, 2007
[6] F. Lin and D. Chen, “Reduction of power supply EMI emission by switching frequency modulation,” in the VPEC Tenth Annual Power Electronics Seminar, Virginia Power Electronics Center, Blacksburg, Virginia, Sep. 20-22, 1992
[7] F. Pareschi, G. Setti, and R. Rovatti, “A 3-GHz Serial ATA spread-spectrum clock generator employing a chaotic PAM modulation,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 57, no. 10, pp. 2577-2587, Oct. 2010
[8] K.-H. Cheng, C.-L. Hung, C.-H. Chang, Y.-L. Lo, W.-B. Yang, and J.-W. Miaw, “A spread-spectrum clock generator using fractional-N PLL controlled delta-sigma modulator for Serial-ATA III,” IEEE Design and Diagnostics of Electronic Circuits and Syst. DDECS, pp. 1-4, Apr. 2008
[9] H.-H. Chang, I.-H. Hua, and S.-I. Liu, “A spread-spectrum clock generator with triangular modulation,” IEEE J. Solid-State Circuits, vol. 30, no. 4, Apr. 2003
[10] H.-S. Li, Y.-C Cheng, and D. Puar, “Dual-loop spread-spectrum clock generator,” IEEE Inter. Solid-State Circuit Conf., pp. 184-186, 1999
[11] J. Kim and P. Jun, “Dithered time spread spectrum clock generation for reduction of electromagnetic radiated emission from high-speed digital system,” IEEE Inter. Symp. on Electro-magnetic Compatibility, Aug. 2002
[12] Masaru et al., “Spread-spectrum clock generator for serial ATA using fractional PLL controlled by ΔΣ modulator with level shifter,” IEEE Inter. Solid-State Circuit Conf., vol. 1, 2005
[13] S.E. Meninger and M.H. Perrott, “A fractional-N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 50, no. 11, Nov. 2003
[14] C.-H. Park, O. Kim, and B. Kim, “A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching,” IEEE J. Solid-State Circuits, vol.36, no. 5, May 2001
[15] S.-I. Liu and C.-Y. Yang, “A phase locking loop,” Tsang Hai, 2006
[16] C.-Y. Yang, J.-W. Chen, and M.-T. Tsai, “A high-frequency phase-compensation fraction-N frequency synthesizer,” IEEE Inter. Symp. Circuits Syst., vol. 5, pp. 5091-5094, May 2005
[17] B. A. Floyd, “Sub-integer frequency synthesis using phase-rotating frequency dividers,” IEEE Tran. Circuits Systems I, Reg. Paper, vol. 55 no. 7 pp.1823-1833, Aug. 2003
[18] Y.-H. Kao, and Y.-B. Hsieh, “A low-power and high-precision spread spectrum clock generator for serial advanced technology attachment applications using two-point modulation,” IEEE Trans. on Electromagnetic Compatibility, vol. 51, no. 2, pp. 245-254, May 2009
[19] C.-H. Wong, and T.-C. Lee, “A 6-GHz self-oscillating spread-spectrum clock generator,” IEEE Trans. Circuits Systems I, Reg. Papers, vol. 60, no. 5, pp. 1264-1273, May 2013
[20] 張誌顯, “應用在SATA-III上6 Gbps 展頻時脈產生器,” 碩士論文, 國立中央大學, 2008
[21] 鄭宇亨, “具資料獨立相位追蹤補償技術之10 Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2018
[22] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, “A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N2,” IEEE J. Solid-State Circuits, vol. 44, no. 12, Dec. 2009
[23] X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsali, and B. Nauta, “Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector,” IEEE J. Solid-State Circuits, vol. 45, no. 9, Sep. 2010
[24] Serial ATA international organization (SATA-IO) SATA revision 3.0
[25] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006
[26] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005
[27] 張雨翔, “布朗亂數展頻時脈產生器,” 碩士論文, 國立交通大學, 2013
[28] 何威達, “具有極佳的電磁干擾效應衰減效果之全數位展頻時脈產生器,” 碩士論文, 國立中正大學, 2012
[29] S.-G. Bae, G. Kim, and C. Kim, “A 5-GHz subsampling PLL-based spread-spectrum clock generator by calibrating the frequency deviation,” IEEE Trans Circuits Syst. II, Express Briefs, vol. 64, no. 10, Oct. 2017
[30] C.-Y. Lin, T.-J. Wang, and T.-H. Lin, “A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock generator in 0.18-μs CMOS,” IEEE Asian Solid-State Circuits Conf., pp. 253-256, Nov. 2017
[31] S.-G. Bae, S. Hwang, J. Song, Y. Lee, and C. Kim, “A ΔΣ modulator-based spread-spectrum clock generator with digital compensation and calibration for phase-locked loop bandwidth,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 66, no. 2, Feb. 2019
[32] T. Kawamoto, M. Suzuki, and T. Noto, “1.9-ps jitter, 10.0-dBm-EMI reduction spread-spectrum clock generator with autocalibration VCO technique for Serial-ATA application,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 5, pp. 1118-1126, May 2014
[33] K.H. Cheng, C.-L. Hung, and C.-H. Chang, “A 0.77 ps RMS jitter 6-GHz spread-spectrum clock generator using a compensated phase-rotating technique,” IEEE J. Solid-State Circuits, vol. 46, no. 5, pp. 1198-1213, May 2011
|