摘要(英) |
In recent years, with the evolution and development of manufacturing processes, the demand for high-speed analog circuits is increasing. For example: high-speed analog-to-digital converters (ADC), digital-to-analog converters (DAC), high-resolution image transmission equipment...etc. Among them, high-bandwidth, high-slew rate operational amplifiers play a very important role. This paper proposes three architectures. The first architecture is a high-power linear regulator implemented using a GaN process, which can stably convert 100V to 5.5V to provide a stable power supply voltage to the other two architectures. The other two architectures are analog circuits designed to amplify the output signal of a high-speed digital-to-analog converter (DAC) to drive high loads. They are an operational amplifier with high bandwidth, high slew rate, and low output impedance. The architecture is mainly divided into two types: The first is a typical voltage feedback complementary two-stage amplifier (G1) with slew rate compensation drive circuit, its open loop gain can reach 69dB, unity gain bandwidth 183M Hz, its static power The power consumption can reach 6.3mW. The other is a current feedback transimpedance amplifier (G2) with high bandwidth, high slew rate, and low output impedance. Its open-loop gain can reach 50dB. The slew rate is at the output peak-to-front value VPP=2.5V and load 0.9nF//50ohm is 582V/μs, unity gain bandwidth is 325M Hz, its output impedance can reach 0.1ohm (@10 M Hz), and static power consumption is 1.25W. The architecture proposed in this paper is implemented by an integrated circuit, used through a 0.18um CMOS process, with a single supply voltage of 5.5V, a load impedance of 0.9nF//50ohm, and the total harmonic distortion (THD) when the test signal frequency is 10M Hz. Is 2.4%. 8% at 30M Hz. |
參考文獻 |
[ 1 ] 硬件三人行, 從零學運放—01運算放大器的參數。2017年4月20日,取自https://kknews.cc/digital/85yaggn.html
[ 2 ] Behzad Razavi, “Design Of Analog Cmos Integrated Circuit,”Second Edition
[ 3 ] Behzad Razavi, 類比CMOS積體電路設計,李泰成譯,修訂版,東華書局,台北市,民國103年。
[ 4 ] 羅姆半導體:迴轉率介紹說明。取自https://www.rohm.com.tw/electronics-basics /opamps/op_what5。
[ 5 ] TI,” A Current Feedback Op-Amp Circuit Collection”,取自https://www.ti.com/lit/pdf/sloa066
[ 6 ] T. Saalfeld, A. Meyer, E. S. Bocholt, R. Wunderlich and S. Heinen, "Analysis of Gain and Bandwidth Limitations of Operational Amplifiers in Sigma-Delta Modulators," 2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), 2018, pp. 125-128, doi: 10.1109/PRIME.2018.8430341.
[ 7 ] TI,” Voltage Feedback vs. Current Feedback Op Amps”,取自https://www.ti.com/lit/pdf/sloa066
[ 8 ] M. A. G. Lorenzo, A. A. S. Manzano, M. T. A. Gusad, J. R. F. Hizon and M. D. Rosales, "Design and implementation of CMOS rail-to-rail operational amplifiers," 2007 International Symposium on Communications and Information Technologies, 2007, pp. 61-66, doi: 10.1109/ISCIT.2007.4391985.
[ 9 ] C. Yadav and S. Prasad, "Low voltage low power sub-threshold operational amplifier in 180nm CMOS," 2017 Third International Conference on Sensing, Signal Processing and Security (ICSSS), 2017, pp. 35-38, doi: 10.1109/SSPS.2017.8071560.
[ 10 ] C. Guo, S. Zhu, J. Hu, J. Zou, H. Sun and X. Lv, "A low voltage CMOS rail-to-rail operational amplifier based on flipped differential pairs," 2011 4th IEEE International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications, 2011, pp. 217-220, doi: 10.1109/MAPE.2011.6156191.
[ 11 ] J. Kai, Y. Ningmei and Q. Xing, "A 168 dB high gain folded cascode operational amplifier for Delta-Sigma ADC," 2019 14th IEEE Conference on Industrial Electronics and Applications (ICIEA), 2019, pp. 2228-2231, doi: 10.1109/ICIEA.2019.8834023.
[ 12 ] Ka Nang Leung, P. K. T. Mok, Wing-Hung Ki and J. K. O. Sin, "Three-stage large capacitive load amplifier with damping-factor-control frequency compensation," in IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp. 221-230, Feb. 2000, doi: 10.1109/4.823447.
[ 13 ] Hoi Lee and P. K. T. Mok, "Active-feedback frequency compensation for low-power multi-stage amplifiers," Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285), 2002, pp. 325-328, doi: 10.1109/CICC.2002.1012831.
[ 14 ] P. -Y. Kuo and S. -D. Tsai, "An Enhanced Scheme of Multi-Stage Amplifier With High-Speed High-Gain Blocks and Recycling Frequency Cascode Circuitry to Improve Gain-Bandwidth and Slew Rate," in IEEE Access, vol. 7, pp. 130820-130829, 2019, doi: 10.1109/ACCESS.2019.2940560.
[ 15 ] 蔡昇達。「高增益頻寬和高迴轉率多級放大器設計」。碩士論文,國立雲林科技大學電子工程系,2017。<https://hdl.handle.net/11296/g456p7>。
[ 16 ] F. Ziraksaz and A. Nabavi, "Design of a Linear Class AB Amplifier with 55dB Gain, 890MHz Bandwidth and Low Output Impedance for Envelope Tracking Supply Modulator," 2019 27th Iranian Conference on Electrical Engineering (ICEE), 2019, pp. 253-257, doi: 10.1109/IranianCEE.2019.8786603.
[ 17 ] K.C Lee,” An Integrated Operational Transconductance Amplifier Design for Doppler Ultrasound System”
[ 18 ] I. A. Koullias, "A wideband low-offset current-feedback op amp design," Proceedings of the Bipolar Circuits and Technology Meeting, 1989, pp. 120-123, doi: 10.1109/BIPOL.1989.69472.
[ 19 ] TI THS3001 Datasheet,” 420-MHz HIGH-SPEED CURRENT-FEEDBACK AMPLIFIER”,取自https://www.ti.com/lit/gpn/THS3001
[ 20 ] S. Selvanayagam and F. J. Lidgey, "Wide bandwidth CMOS current feedback op amp for inverting amplifier applications," IEE Colloquium Wideband Circuits, Modelling and Techniques, 1996, pp. 7/1-7/4, doi: 10.1049/ic:19960707. |