博碩士論文 108521071 詳細資訊




以作者查詢圖書館館藏 以作者查詢臺灣博碩士 以作者查詢全國書目 勘誤回報 、線上人數:34 、訪客IP:18.224.52.110
姓名 黃子育(Huang, Tzu-Yu)  查詢紙本館藏   畢業系所 電機工程學系
論文名稱 應用氮化鎵 /砷化鎵積體被動元件與氮化鎵單石 微波積體電路製程於 n79頻段之 多悌 功率放大 器
(Implementations on n79-band GaN Doherty Power Amplifiers with GaAs Integrated Passive Device and Monolithic Microwave Integrated Circuit Processes)
相關論文
★ 應用於筆記型電腦數位電視單極天線之研製★ 應用於數位機上盒與纜線數據機之電纜多媒體傳輸標準多工濾波器
★ 印刷共面波導饋入式多頻帶與超寬頻天線設計★ 微波存取全球互通頻段前向匯入式功率放大器與高效率Class F類功率放大器暨壓控振盪器電路之研製
★ 應用於矽基功率放大器與混頻器之傳輸線型變壓器研究★ 應用於V-頻段射頻收發機前端電路之低功耗源極注入式混頻器之研製
★ 應用積體電路上方後製程與整合被動元件於互補式金氧半導體製程之系統封裝研究★ 應用fT-倍頻電路架構於毫米波壓控振盪器與注入鎖定除頻器之研製
★ 應用傳輸線型變壓器於X/K–Ka/V頻段全積體整合之寬頻互補式金氧半導體功率放大器研製★ 應用於K / V 頻段低功耗混頻器之研製
★ 應用於K/V頻段之低功耗CMOS低雜訊放大器之研究★ 應用於5-GHz CMOS射頻前端電路之低電壓自偏壓式混頻器與高線性化功率放大器之研製
★ 應用於 K 頻段射頻接收機之寬頻低功耗 CMOS 低雜訊放大器之研製★ 應用磁耦合變壓器於K頻段之低功耗互補式金氧半導體壓控振盪器研製
★ 應用於K頻段之單向化全積體整合功率放大器與應用於V頻段之寬頻功率放大器研製★ 應用於C/X頻段全積體整合之互補式金氧半導體寬頻低功耗降頻器與寬頻功率混頻器之研製
檔案 [Endnote RIS 格式]    [Bibtex 格式]    [相關文章]   [文章引用]   [完整記錄]   [館藏目錄]   至系統瀏覽論文 ( 永不開放)
摘要(中) 本篇論文主要探討 多悌 功率放大器之架構以及其設計方式,採用製程為穩懋半導體WIN IPD以及 WIN 0.25 μm GaN,操作頻率設計於 5G NR之 n79頻段。其特性為高輸出功率以及高效率, 並 在功率回退時保持一定之 功率增進 效率。第一組晶片 為使用異質整合設計之功率放大器,操作頻率設計於 C波段,其架構分為輸入網路、核心電路以及輸出網路三個部分,其輸入網路以及輸出網路為被動電路,使用 WINTM IPD之積體被動元件進行整合式設計,核心電路使用 WIN 0.25 μm GaN之電晶體,三個部分使用打 線連結組裝。 4.2 GHz量測 之增益為 9.38 dB 3 dB頻寬為34%,飽和輸出功率為 36.95 dBm PAE峰值為 PAE於 6 dB功率回退點為EVM使用 256 QAM之 5G NR調變訊號量測於 31.25 dBm會達到 ACPR於高功率輸出為 35.3 dBc。第二顆晶片為 WIN 0.25 μm GaN製程所設計之單石積體電路功率放大器,操作頻段設計於 C波段, 設計之最大輸出功率為 10 W,且以兩級之設計改善輸出功率低之問題。 4.0 GHz量測之增益為 12.31 dB 3 dB頻寬為 39%,飽和輸出功率為 35.96 dBm
PAE峰值為 PAE於 6 dB功率回退點為 EVM使用 256 QAM之 5G NR調變訊號量測於 30.16 dBm會達到 ACPR於高功率輸出為 33.7 dBc。第三顆晶片為 WIN 0.25 μm GaN製程所設計之單石積體電路功率放大器,操作頻段設計於 C波段, 以改善第二顆晶片之低效率以及低增益為主要目的,設計之最大輸出功率為 10 W。 4.8 GHz量測之增益為 14.83 dB 3 dB頻寬為 24%,飽和輸出功率為42.28 dBm PAE峰值為 42.02 PAE於 6 dB功率回退點為 39.30%。
摘要(英) The thesis implemented three power amplifiers and focused on Doherty power amplifier design methodology. The adopted technologies are WIN IPD and 0.25 μm GaN/SiC processes. The operation frequency was chosen at n79 band of 5G NR. The performance calls for keeping its high efficiency at required output power back off. The first chip is a C-band power amplifier which is divided into three parts, i.e., input matching network, transistors and output matching network. The input/output match networks were realized by WIN IPD process and the transistor was used WINTM 0.25 μm GaN process separately. Then, they were assembled in an FR 4 PCB via chip and wire technique. The measured power gain was 9.38 dB with a 3 dB bandwidth of 34%. The saturation power was measured as 36.95 dBm with a peak PAE of 36.91%. A 28.89% PAE was obtained at 6 dB output back off. The modulated signal measurements were performed as below, 3.5% EVM was measured at output power of 31.25 dBm under 5G NR 256 QAM modulation scheme. Meanwhile, the ACPR measurement result was 35.3 dBc. The second C-band MMIC power amplifier was realized in WIN 0.25 μm GaN/SiC process. The measured power gain was 12.31 dB with a 3 dB bandwidth of 39%. The saturation power was measured as 35.96 dBm with a peak PAE of23.57%. A 21.01% PAE was obtained at 6 dB output back off. The modulated signal measurements were performed as below, 3.5% EVM was measured at output power of 30.16 dBm under 5G NR 256 QAM modulation scheme. Meanwhile, the ACPR measurement result was 33.7 dBc. The third MMIC, which designed for n79 band, was realized in WIN 0.25 μm GaN/SiC and the type. The target was improve the low gain of second chip. The simulated power gain was 14.83 dB with a 3 dB bandwidth of 24%; the simulated saturation power was 42.28 dBm, with a PAE peak of 42.02% and a 6 dB output back off of 39.30%.
關鍵字(中) ★ 功率放大器
★ 發射機
★ 第五代行動通訊
★ 氮化鎵
★ 砷化鎵
★ 積體被動元件
關鍵字(英) ★ Power Amplifiers
★ 5G-NR
★ n79
★ GaN
★ Doherty PA
★ IPD
論文目次 摘要 VIII
Abstract IX
誌謝 XI
目錄 XII
圖目錄 XIII
表目錄 XVI
第一章 緒論 1
1-1 研究動機 1
1-2 實驗室研究計畫 2
1-3 章節說明 3
第二章 應用氮化鎵 /砷化鎵積體被動元件之功率放大器設計 4
2-1 多悌功率放大器簡介 4
2-2 阻抗調變原理 6
2-3 氮化鎵 /砷化鎵積體被動元件功率放大器架構 9
2-4 打線電感模擬 11
2-5 寬邊耦合器設計與模擬 13
2-6 整體電路模擬結果 16
2-7 電路模擬以及量測結果比對 20
第三章 寬頻多悌功率放大器設計 33
3-1 寬頻多悌功率放大器架構 33
3-2 Lange耦合器設計簡介 35
3-3 整體電路模擬結果 38
3-4 電路模擬以及量測結果比對 44
第四章 高效率多悌功率放大器設計 58
4-1 多悌功率放大器技術總結 58
4-2 高效率多悌功率放大器架構詳述 59
4-3 Lange耦合器設計詳述 61
4-4 輸出負載設計 63
4-5 電路佈局以及模擬結果 65
第五章 結論 69
5-1 結論 69
參考文獻 71
參考文獻 [1] "TS 38.101 1: NR; User Equipment (UE) radio transmission and reception; Part 1: Range 1 Standalone." 3GPP. Retrieved, Oct. 2019.
[2] B. Razavi , "RF Microelectronics 2/E," Prentice Hall, pp. 751 832, Sep. 2011.
[3] 張勝富、戴明鳳,「無線通信之射頻被動電路設計」,全華圖書,民國 106年。
[4] Marian K. Kazimierczuk, "RF power amplifier 2/E," Wiley, pp. 330 347, Dec. 2014.
[5] D. Pozar, "Microwave Engineering, 4/E," Wiley, pp. 317 379. Nov. 2011.
[6] Ren Jian, and Yao Zhihong, "Design of S band GaN MMIC Doherty power amplifier," Journal of Terahertz Science and Electronic Information Technology, vo1. 16, pp. 363 367, Apr. 2018.
[7] 賴俐妏,「應用於 X/Ka頻段之互補式金氧半導體寬頻功率中性化功率放大器暨應用
低阻抗二元功率結合技術與多蒂架構於 X頻帶氮化鎵功率放大器之研製」,國立中央
大學,碩士論文,民國 107年。
[8] Gholamreza Nikandish, Robert Bogdan Staszewski, and Anding Zhu, “Bandwidth enhancement of GaN MMIC Doherty power amplifiers using broadband transformer based load modulation network,” IEEE Access, vol. 7, pp. 119844 119855, Aug. 2019.
[9] Sih Han Li, Shawn S. H. Hsu, Jie Zhang, and Keh Ching Huang, “A Sub 6 GHz compact GaN MMIC Doherty PA with a 49.5% 6 dB back off PAE for 5G communications,” in 2018 IEEE/MTT S International Microwave Symposium, pp. 805 807, Aug. 2018.
[10] G. Lv, W. Chen, X. Liu, F. M. Ghannouchi and Z. Feng, "A Fully Integrated C Band GaN MMIC Doherty power amplifier with high efficiency and compact size for 5G application," IEEE Access, vol. 7, pp. 71665 71674, May 2019.
[11] Guansheng Lv, Wenhua Chen, Long Chen, and Zhenghe Feng, “A fully integrated C Band GaN MMIC Doherty power amplifier with high gain and high efficiency for 5G application,” in 2019 IEEE/MTT S International Microwave Symposium, pp. 560 563, June 2019.
[12] Bumman Kim, “Doherty power amplifiers from fundamentals to advanced design methods,” Academic Press, Sep. 2018.
[13] Mohammed Ayad, Estelle Byk, Guillaume Neveux, Marc Camiade and Denis Barataud, “Single and dual input packaged 5.5 6.5 GHz, 20 W, quasi MMIC GaN HEMT Doherty power amplifier,” in 2017 IEEE/MTT S International Microwave Symposium, pp. 114 117, June 2017.
[14] Roberto Quaglia, Mark D. Greene, Matthew J. Poulton, and Steve C. Cripps, “Design and characterization of a 1.7 2.7 GHz quasi MMIC Doherty power amplifier,” in 2017 IEEE/MTT S International Microwave Symposium, pp. 771 773, June 2017.
[15] Roberto Quaglia, Mark D. Greene, Matthew J. Poulton, and Steve C. Cripps, “A 1.8 3.2 GHz Doherty power amplifier in quasi MMIC technology,” in 2019 IEEE/MTT S International Microwave Symposium, pp. 345 347, June 2019.
[16] Hwiseob Lee, Wooseok Lee, Taewan Kim, Mohamed Helaoui, Fadhel M. Ghannouchi, and Youngoo Ynag, ”6 18 GHz GaAs pHEMT broadband power amplifier based on dual frequency selective impedance matching technique.” IEEE Access, vol. 7, pp. 66275 66280, May 2019.
指導教授 邱煥凱(Hwann-Kaeo Chiou) 審核日期 2021-8-26
推文 facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu   
網路書籤 Google bookmarks   del.icio.us   hemidemi   myshare   

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明