參考文獻 |
〔1〕V. A. Vashchenko, J. B Martynov, V. F. Sinkevitch, and A. S. Tager, “Electrical Current Instability at Gate Breakdown in GaAs MESFET,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 43, NO. 12, 1996.
〔2〕For a discussion on ion implantation in silicon, see, for example. T. E. Seidel, “Ion Implantation,” in S. M. Sze, Ed., VLSI Technology, McGraw-Hill, New York, 1983.
〔3〕I. Brodie and J. J. Muray, The Physics of Microfabrication, Plenum, New York, 1982.
〔4〕S. M. Sze, “Semiconductor Devices: Physics and Technology,” Chap. 10, John Wiley & Sons, 1985.
〔5〕M. T. Robinson, and O. S. Oen, Applied Physics Letter, vil. 2, pp. 30, 1963.
〔6〕L. Pauling and R. Hayward, “The Architecture of Molecules,” W. H. Freeman, San Francisco, 1964.
〔7〕R. A. Moline, J. Applied Physics, vol. 42, pp. 3553, 1973.
〔8〕R. G. Wilson, J. Applied Physics, vol.52, pp. 3985, 1985.
〔9〕S. Wolf, Silicon Processing for the VLSI Era, Vol. 1, Ch. 9, Lattice Press, 1986.
〔10〕C. A. Mead:“Schottky Barrier Gate Field Effect Transistor,” Proc. IEEE, 54, pp.307-308, 1966.
〔11〕M. M. Ahmed, “Optimization of Active Channel Thickness of mm-Wavelength GaAs MESFETs by Using a Nonlinear I-V Model” IEEE TRANSACTIONS ON ELECTRONIC DEVICES, VOL. 47, NO. 2, FEBRUARY 2000.
〔12〕J. H. Magerlein, D. J. Webb, A. Callegari, and J. D. Feder, “Characterization of GaAs self-aligned refractory-gate metal-semiconductor field-effect transistor (MESFET) integrated circuits,” J. Appl. Phys. 61(8), 15 April 1987.
〔13〕K. Nishimura, K. Onodera, S. Aoyama, M. Tokumitsu, and K. Yamasaki, “High-Performance 0.1- m-Self-Aligned-Gate GaAs MESFET Technology,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997.
〔14〕B. E. Maile, “Fabrication Limits of Nanometer T and G Gates: Theory and Experiment,” Journal Vaccum Science and Technology B, Vol. 11, No. 6, p.2502, 1993.
〔15〕S. J. Pearton, “Ion Implantation for Isolation of Ⅲ-Ⅴ Semiconductors,” Materials Science Reports, 4(1990), p.313-367.
〔16〕S. R. Wilson, Solid State Technology, June 1985, p.185.
〔17〕M. B. Dutt, R. Nath, R. Kumar, M. N. Sen and V Kumar, “Co-Implantation of Si and Be in SI GaAs for Improved Device Performance,” Solid-State Electronics, Vol. 42, No. 11, pp. 1905-1910, 1998.
〔18〕N. Braslau, “Alloyed Ohmic Contact to GaAs,” Journal of Vaccum Science & Technology B, Vol. 19, No. 3, 1981.
〔19〕M. Heiblum, M. I. Nathan, and C. A. Chang, “Characteristics of AuGeNi Ohmic Contact to GaAs,” Solid State Electronics, Vol. 11, No. 6, p.2505, 1993.
〔20〕S. J. Lee and C. R. Crowell, “Parasitic source and drain resistance in high-electron-mobility transistor,” Solid-state Electron, Vol. 28, p.659-668, 1985.
〔21〕Dieter K. Schroder, Semiconductor Material and Device Characterization, Wiley-Interscience, 1990.
〔22〕R. T. Tung, “Electron Transport of Inhomongeneous Schottky Barrier,” Appl. Phys. Lett. 58, 2821-2823, 1991.
〔23〕C. R. Crowell, J. C. Sarace and S. M. Sze, “Tungsten-Semiconductor Schottky-Barrier Diodes,” Trans. Met Soc. AIME, 233, 478, 1965.
〔24〕H. Furukawa, K. Tateoka, K. Miyatsuji, A. Sugimura, and D. Ueda, “A Novel GaAs Power MESFET with Low Distortion Characteristics Employing Semi-Insulating Setback Layer Under the Gate,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 43, NO. 2, FEBRUARY 1996.
〔25〕Ralph Williams, “Modern GaAs Processing Methods,” ARTECH HOUSE, INC., 1990.
〔26〕J. M. Golio, “Microwave MESFET and HEMTs,” ARTECH HOUSE, INC., 1991.
〔27〕S. M. Sze, “Physics of Semiconductor Devices,” Chap. 6, John Wiley & Sons, 1985.
〔28〕G. Dambrine, A. Cappy, F. Heliodore, E. Playez, “A Now Method for Determining the FET Small-Signal Equivalent Circuit,” IEEE Trans. Microwave Theory and Tech, Vol. 36, No. 7, p1151, 1998. |