參考文獻 |
[1] 林修華, “具四階脈波振幅調變資料相位偵測器與還原資料選擇電路之 10 Gb/s 時
脈與資料回復電路,” 碩士論文, 國立中央大學, 2019.
[2] PCI Express® Base Specification, Revision 2.1, PCI-SIG, 2010.
[3] Universal Serial Bus Specification, Revision 3.1, USB-IO, 2013.
[4] Serial ATA International Organization, Serial ATA Revision 3.0, SATA-IO, 2009.
[5] 劉威廷, “具對稱波偵測器之 10 Gbps 全速率四階脈波振幅調變 資料與時脈回復電
路,” 碩士論文, 國立中央大學, 2019.
[6] “CEI-28G-VSR Implementation Agreement Draft 10.0,” Document: OIF2010.404.10 ,
May.21, 2013.
[7] Behzad Razavi, “Design of Integrated Circuits for Optical Communications.
McGraw-Hill: Behzad Razavi, ”2003.
[8] Tektronix, “數位示波器的應用抖動測量”.
[9] Behzad Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, 2001.
[10] SHF Communication Technologies AG, “Application note AN-jitter-1-jitter analysis
using SHF 10000 series bit error rate testers, ”2005.
[11] Agilent Technologies, “Measuring jitter in digital systems,” Application Note 1448-1.
[12] L. Luo, J. Wilson, S. Mick, J. Xu, L. Zhang, E. Erickson, and P. Franzon, “A 36 Gb/s
ACCI mutli-channel bus using a fully differential pulse receiver,” in Proc. IEEE
Custom Integrated Circuits Conf., pp. 773–776, Sep. 2006.
[13] Maxim, “Choosing AC-coupling capacitors,” Application Note: HFAN-1.1, 2000.
[14] Agilent Technologies, “Finding sources of jitter with real-time jitter analysis,” 2008.
[15] STMicroelectronics, “Improving a jitter definition,” 2007.
[16] Tektronix, “Understanding and characterizing timing jitter”.
[17] Altera Corporation, “Deterministic Jitter (DJ) Definition and Measurement,” 2009.
[18] Maxim, “Optical receiver performance evaluation”.
[19] 孫世洋, “以符碼間干擾技術實現自適應等化器之 5Gbps 半速率時脈與資料回復電
路,” 碩士論文, 國立中央大學, 2016.
[20] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006.
[21] W.-Y. Lee, K.-D. Hwang, and L.-S. Kim, “A 5.4/2.7/1.62-Gb/s receiver for
DisplayPort version 1.2 with multi-rate operation scheme,” IEEE Trans. Circuits
Syst. I, Reg. Papers, vol. 59, no. 12, pp. 2858–2866, Nov. 2012.
[22] D. Dalton, K. Chai, E. Evans, M. Ferriss, D. Hitchcox, P. Murray, S. Selvanayagam,P.
Shepherd, and L. DeVito, “12.5-Mb/s to 2.7-Gb/s continuous-rate CDR with
automatic frequency acquisition and data-rate readback,” IEEE J. Solid-State
Circuits, vol. 40, no. 12, pp. 2713–2725, Dec. 2005.
[23] X. Maillard, F. Devisch, and M. Kuijk, “A 900-Mb/s CMOS data recovery DLL using
half-frequency clock,” IEEE J. Solid-State Circuits, vol. 37, no. 6, pp.711–715, Jun.
2002.
[24] H. J. Jeon, R. Kulkarni, Y. C. Lo, J. Kim, and S. M. Jose, “A bang-bang clock and data
recovery using mixed mode adaptive loop gain strategy,” IEEE J. Solid-State
Circuits, vol. 48, no. 6, pp. 1398–1415, Jun. 2013.
[25] Ruiyuan, and G. S. La Rue, “Fast acquisition clock and data recovery circuit with
low jitter,” IEEE J. Solid-State Circuits, vol. 41, no. 5, pp.1016–1024, May. 2006.
[26] W. Yin, R. Inti, A. Elshazly, M. Talegaonkar, B. Young, and P. K. Hanumolu, “A
TDC-less 7 mw 2.5 Gb/s digital CDR with linear loop dynamics and offset-free
data recovery,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 3163–3173, Dec. 2011
[27] J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock and
data recovery circuits,” IEEE J. Solid-State Circuits, Express Briefs, vol. 39, no. 9, pp.
1571–1580, Sep. 2004
[28] 鄭柏旻, “具電容放大技術和自適應迴路增益控制器之 5 Gbps 雙路徑時脈與資料
回復電路,” 碩士論文, 國立中央大學, 2017.
[29] N. Qi, Y. Kang, Q. Lin, J. Ma, B. Yin, C. Liu, R. Bai, S. Hu, J. Wang, J. Du, L. Ma, Z.
He, M. Liu, F. Zhang, *, P. Y. Chiang, “A 51Gbs, 320mW, PAM4 CDR with
Baud-Rate Sampling for High-Speed Optical Interconnects,” IEEE Asian Solid-State
Circuits Conference, pp .89-92, Nov. 2017
[30] D. H. Kwon, M. Kim, S. G. Kim, and W. Y. Choi, “A 32-Gb/s PAM-4 quarter-rate
clock and data recovery circuit with an input slew-rate tolerant selective transition
detector,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 66, no. 3, pp. 362–366,
Mar. 2019.
[31] J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock and
data recovery circuits,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1571–1580,
Sep. 2004.
[32] 鄭宇亨, “具資料獨立相位追蹤補償技術之 10 Gbps 半速率時脈與資料回復電路,”
碩士論文, 國立中央大學, 2018.
[33] J. Lee, P. C. Chiang, P. J. Peng, L. Y. Chen, and C. C. Weng, “Design of 56 Gb/s NRZ
and PAM4 SerDes transceivers in CMOS technologies,” IEEE J. Solid-State Circuits,
vol. 50, no. 9, pp. 2061–2073, Sep. 2015.
[34] D.H. Kwon, M. Kim, S. G. Kim, and W. Y. Choi, “A 10-Gb/s Reference-Less
Baud-Rate CDR for Low Power Consumption With the Direct Feedback Method,”
IEEE Trans. Circuits Syst. II, Express Briefs, vol. 65 no. 11, pp. 1539–1543, Nov. 2018 |