參考文獻 |
[1] K. Simonyan and A. Zisserman, “Very deep convolutional networks for large-scale image recognition,” in Proc. Int. Conf. Learn. Represent. (ICLR), 2015, pp. 1–14.
[2] T. Young, D. Hazarika, S. Poria and E. Cambria, "Recent Trends in Deep Learning Based Natural Language Processing [Review Article]," in IEEE Computational Intelligence Magazine, vol. 13, no. 3, pp. 55-75, Aug. 2018, doi: 10.1109/MCI.2018.2840738.
[3] E. Yurtsever, J. Lambert, A. Carballo and K. Takeda, "A Survey of Autonomous Driving: Common Practices and Emerging Technologies," in IEEE Access, vol. 8, pp. 58443-58469, 2020, doi: 10.1109/ACCESS.2020.2983149.
[4] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet classification with deep convolutional neural networks,” in Proc. Adv. Neural Inf. Process. Syst. (NIPS), 2012, pp. 1097–1105.
[5] A. Agrawal, et al., “X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories,” IEEE Transactions on Circuits and Systems (TCAS-I), vol.65, issue 12, pp. 4219-4232, 2018
[6] S. Yin, Z. Jiang, J. Seo and M. Seok, "XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks," in IEEE Journal of Solid-State Circuits, vol. 55, no. 6, pp. 1733-1743, June 2020
[7] N. Surana, M. Lavania, A. Barma and J. Mekie, "Robust and High-Performance 12-T Interlocked SRAM for In-Memory Computing," 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2020, pp. 1323-1326.
[8] J. -W. Su et al., "16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips," 2021 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, USA, 2021, pp. 250-252.
[9] M. Ali, A. Jaiswal, S. Kodge, A. Agrawal, I. Chakraborty and K. Roy, "IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 8, pp. 2521-2531, Aug. 2020
[10] Z. Jiang, S. Yin, J. -S. Seo and M. Seok, "C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism," in IEEE Journal of Solid-State Circuits, vol. 55, no. 7, pp. 1888-1897, July 2020
[11] A. Jaiswal, I. Chakraborty, A. Agrawal and K. Roy, "8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 11, pp. 2556-2567, Nov. 2019, doi: 10.1109/TVLSI.2019.2929245.
[12] R. Liu, D. Mahalanabis, H. J. Barnaby and S. Yu, "Investigation of Single-Bit and Multiple-Bit Upsets in Oxide RRAM-Based 1T1R and Crossbar Memory Arrays," in IEEE Transactions on Nuclear Science, vol. 62, no. 5, pp. 2294-2301, Oct. 2015
[13] G. Pedretti, D. Ielmini. "In-Memory Computing with Resistive Memory Circuits: Status and Outlook. " Electronics 2021, 10, 1063.
[14] S. Zhang, G. L. Zhang, B. Li, H. H. Li and U. Schlichtmann, "Lifetime Enhancement for RRAM-based Computing-In-Memory Engine Considering Aging and Thermal Effects," 2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), 2020, pp. 11-15
[15] G. Li Zhang, B. Li, Y. Zhu, S. Zhang, T. Wang, Y. Shi, T.-Y. Ho, Hai (Helen) Li, and Ulf Schlichtmann. 2020. "Reliable and Robust RRAM-based Neuromorphic Computing. " in Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI ′20). Association for Computing Machinery, New York, NY, USA, 33–38.
[16] G. Radhakrishnan, Y. Yoon and M. Sachdev, "Monitoring Aging Defects in STT-MRAMs," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 12, pp. 4645-4656, Dec. 2020
[17] T. Na, S. H. Kang and S. -O. Jung, "STT-MRAM Sensing: A Review," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 1, pp. 12-18, Jan. 2021
[18] Z. He, S. Angizi and D. Fan, "Exploring STT-MRAM Based In-Memory Computing Paradigm with Application of Image Edge Extraction," 2017 IEEE International Conference on Computer Design (ICCD), 2017, pp. 439-446
[19] G. Radhakrishnan, Y. Yoon and M. Sachdev, "A Parametric DFT Scheme for STT-MRAMs," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 7, pp. 1685-1696, July 2019
[20] X. Lian, L. Wang, "Boolean Logic Function Realized by Phase-Change Blade Type Random Access Memory," in IEEE Transactions on Electron Device, vol. 69, no. 4, Apr. 2022
[21] F. Jiao, B. Chen, K. Li, L. Wang, X. Zeng, F. Rao, "Monatomic 2D Phase-Change Memory for Precise Neuromorphic Computing, " Applied Materials Today 20, 2020
[22] W. Qiao, Y. Zhao, J. Yang, C. Liu, P. Jiang, Q. Ding, T. Gong, Q. Luo, H. Lv, M. Liu, "Non-volatile In Memory Dual-Row X(N)OR Operation with Write Back Circuit Based on 1T1C FeRAM, " in 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nov. 2020
[23] D. Lehninger, M. Lederer, T. Ali, T. Kampfe, K. Mertens, K. Seidel, "Enabling Ferroelectric Memories in BEoL - towards advanced neuromorphic computing architectures,"in 2021 IEEE International Interconnect Technology Conference (IITC), July 2021
[24] H. Kim, et al., “Read disturb-free SRAM bit-cell for subthreshold memory applications,” in Proc. of International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 1-2, 2017
[25] S. Bavikadi, Purab Ranjan Sutradhar, Khaled N. Khasawneh, Amlan Ganguly, and Sai Manoj Pudukotai Dinakarrao. 2020. A Review of In-Memory Computing Architectures for Machine Learning Applications. In Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI ′20). Association for Computing Machinery, New York, NY, USA, 89–94.
[26] W. Chang, Y. -G. Chen, P. -Y. Huang and J. -F. Li, "An Aging-Aware CMOS SRAM Structure Design for Boolean Logic In-Memory Computing," 2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2021, pp. 1-4.
[27] Y. -G. Chen, C. -H. Wang and I. -C. Lin, "An Aging Detection and Tolerance Framework for 8T SRAM Dot Product CIM Engine," 2022 19th International SoC Design Conference (ISOCC), Gangneung-si, Korea, Republic of, 2022, pp. 161-162.
[28] C. Sandionigi, O. Heron, C. Bertolini and R. David, "When processors get old: Evaluation of BTI and HCI effects on performance and reliability," 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), Chania, Greece, 2013, pp. 185-186.
[29] S. Duan, P. Wang and G. Sai, "BTI Aging Monitoring based on SRAM Start-up Behavior," 2020 IEEE 29th Asian Test Symposium (ATS), Penang, Malaysia, 2020, pp. 1-6.
[30] R. B. Almeida, P. F. Butzen and C. Meinhardt, "16NM 6T and 8T CMOS SRAM Cell Robustness Against Process Variability and Aging Effects," 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI), Bento Gonçalves, Brazil, 2018, pp. 1-6.
[31] S. Mukhopadhyay, et al., “A Comparative Study of NBTI and PBTI Using Different Experimental Techniques,” in Proc. of IEEE Transactions on Electron Devices, vol. 63, no. 10, pp. 4038-4045, 2016
[32] M. Karimi, N. Rohbani and S. Miremadi, “A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories,” in Proc. of IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3138-3151, 2017
[33] V. Pandey, M. Pattanaik and R. K. Tiwari, "Impact of NBTI/ HCI /PBTI ON 6T SRAM reliability," 2020 Fourth World Conference on Smart Trends in Systems, Security and Sustainability (WorldS4), London, UK, 2020, pp. 559-562
[34] B. Tudor, et al., “MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below,” in Proc. of 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, 2010
[35] P. Pouyan, E. Amat and A. Rubio, "Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1951-1955, Sept. 2015
[36] R. Zhang, T. Liu, K. Yang and L. Milor, "Modeling of the reliability degradation of a FinFET-based SRAM due to bias temperature instability, hot carrier injection, and gate oxide breakdown," 2017 IEEE International Integrated Reliability Workshop (IIRW), South Lake Tahoe, CA, USA, 2017, pp. 1-4.
[37] S. Duan, P. Wang and G. Sai, "BTI Aging Monitoring based on SRAM Start-up Behavior," 2020 IEEE 29th Asian Test Symposium (ATS), Penang, Malaysia, 2020, pp. 1-6.
[38] R. B. Almeida, P. F. Butzen and C. Meinhardt, "16NM 6T and 8T CMOS SRAM Cell Robustness Against Process Variability and Aging Effects," 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI), Bento Gonçalves, Brazil, 2018, pp. 1-6.
[39] G. Singh and Supriya, "A study of encryption algorithms (RSA DES 3DES and AES) for information security", International Journal of Computer Applications, vol. 67, pp. 33-38, April 2013.
[40] K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: a tutorial and survey," in IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 712-727, March 2006, doi: 10.1109/JSSC.2005.864128.
[41] Y.G. Chen, et al., “Multibit Retention Registers for Power Gated Designs: Concept, Design, and Deployment,” in Proc. of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, pp. 507-518, 2014.
[42] Anno. Op-amp Comparator - Electronics Tutorials [online] Available at: www.electronics-tutorials.ws/opamp/op-amp-comparator.html [Accessed 22th July 2022]
[43] J. M. Mulder, N. T. Quach and M. J. Flynn, "An area model for on-chip memories and its application," in IEEE Journal of Solid-State Circuits, vol. 26, no. 2, pp. 98-106, Feb. 1991. |