摘要(英) |
Abstract
The work use tsmc 0.18µm 1P6M CMOS technology to develop 5GHz U-NII band 5.725GHz~5.825GHz CMOS RFICs for the 802.11a WLAN receiver.
The designed 5GHz RFICs include the low noise amplifier, T/R switch, image rejection mixer, sub-harmonic mixer.The first part of the thesis is the design of 5.8GHz low noise amplifier. The performances are obtained as the gain of 10.5 dB, noise figure of 4.13 dB, input and output third order intercept point of 6dBm /14.5dBm, input 1 dB compression point of –9dBm. The second part of the thesis is a 5.8GHz T/R switch. The following performances were measured as the insertion loss of 2.33dB, isolation of 35.75dB, input 1 dB compression point of 18dBm in 16-finger device. The performances are shown as insertion loss of 1.75dB, isolation of27.4dB, input 1 dB compression point of 17dBm in 128-finger design. The third part of the thesis is of 5.8GHz image rejection mixer. The measured results are the conversion loss of 4.2 dB, input 1 dB compression point of -14dBm, noise figure of 23dB, isolation is greater than 30 dB, input and output third intercept point of 0dBm /-5.1dBm, and image reject ratio is 19dB. The fourth part of the thesis is a 5.8GHz subharmonic Mixer. The measurement results are achieved as follow. The conversion loss is 1.15dB, input power at the 1dB gain compression point is -6dBm, signal isolation is greater than
30dB, and input third intercept point is -2.5 dBm/-4dBm. The other Gilbert cell mixer was
designed for comparison. It obtains the conversion loss of 5.15dB, input power at the 1dB gain compression point is -6dBm, signal isolation is greater than 30dB, and input third intercept point is 3dBm/0.5dBm.
Since the accuracy of tsmc 0.18 µm CMOS RF model, the designed RFICs show very good
agreements between the simulations and measurements under careful design and layout procedures.
The basic cell circuits for 5 GHz band receiver including LNA, switch, and mixer are successfully
developed in this thesis. The future work will integrate these circuits to be a high level receiver. |
參考文獻 |
[1] IEEE Std 802.11a/D7.0-1999, Part11: Wireless LAN Medium Access Control (MAC) and Physical Layer(PHY) specifications: High Speed Physical Layer in the 5GHz Band.
[2]李亮輝,802.11a WLAN 接收機射頻系統規劃與5GHz CMOS差動LAN/Mixer 之設計,國立成功大學電機工程硏究所碩士論文,民國九十一年。
[3] TSMC, TSMC 0.18um mixed signal 1P6M+ salicide 1.8/3.3V RF spice models, 2001.
[4] CIC教育訓練課程,RF CMOS Design Flow,民國九十二年。
[5] Behzad Razavi, RF Microelectronics, Prentice-Hall, Inc., 1998.
[6] D. K. Shaeffer and T. H. Lee, “A 1.5-V 1.5-GHz CMOS Low Noise Amplifier,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745-759, May
[7] CIC教育訓練課程,Design of RF CMOS IC,民國九十二年。
[8] Sedra, A. S., and K. C. Smith. “MICROELECTRONIC CIRCUITS”4th ed. Philadelphia: Saunders College Publishing, 1997.
[9] D. K. Shaeffer and T. H. Lee, “ A 1.5-V 1.5-GHz CMOS Low Noise Amplifier,”IEEE J. of Solid-State Circuits, vol.32, No. 5, pp. 745-759, May 1997.
[10] T. H. Lee, The Design of CMOS Radio-frequency Integrated Circuits, Cambridge University Press, 1998.
[11] F. J. Huang, and O, “A 0.5-µm CMOS T/R Switch for 900-MHz Wireless Applications,” IEEE J. of Solid-State Circuits, Vol. 36, No. 3, pp. 486-492, March 2001.
[12] K. Yamamoto, et. al., “A 2.4-GHz-Band 1.8-V Operation Single-Chip i-CMOS T/R-MMIC Front-End with a Low Insertion Loss Switch,” IEEE J. of Solid-State Circuits, Vol. 36, No. 8, pp. 1186-1197, August 2001.
[13]顏呈機,2.4GHz ISM頻帶收發機射頻前端CMOS RFIC及使用二極體線性器CMOS PA之研製,國立成功大學電機研究所碩士論文,民國九十一年。
[14] Hove & Janus Lysholm Faaborg, Michael Bohl Jenner, Saska Lindfors “0.35µm CMOS T/R Switch for 2.4GHz Short Range Wireless Applications “RF Integrated Systems & Circuits (RISC) group, Aalborg University Niels Jernes Vej 12, 9220 Aalborg East.
[15] Feng-Jung Huang and Kenneth O “A 2.4-GHz Single-Pole Double-Throw T/R Switch with 0.8-dB Insertion LossImplemented in a CMOS Process” Department of Electrical and Computer Engineering, Silicon Microwave Integrated Circuits and Systems Research Group (SiMICS) University of Florida,
[16] R. Hartley, “Modulation System,” US Patent 1,666,206, April 1928.
[17] Behzad Razavi, “RF Microelectronics: Chapter 5, Transceiver Architectures,” Prentice Hall Communication Engineering and Emerging Technology Series, 1998.
[18] P. J. Sullivan, B. A. Xavier, and W. H. Ku “Low Voltage Performance of a Microwave CMOS Gilbert Cell Mixer” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 7, JULY 1997
[19] Glenn Watanabe, Henry Lau and Juergen Schoepf “Integrated Mixer Design” Motorola Inc., Semiconductor Products Sector, WSSG RF/IF Division 2100 E. Elliot Rd., MD EL381, Tempe, Arizona USA 85284
[20] Toby Kwok-Kei Kan, Kin-Chung Mak, Dongsheng Ma and Howard C. Luong “A 2-V 900-MHz CMOS Mixer for GSM Receivers” Department of Electrical & Electronic Engineering Hong Kong University Science and Technology
[21] John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based onSelf-Biased Techniques” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp.1723-1732, Nov 1996.
[22] Kiran Nimmagadda and Gabriel M. Rebeiz “A 1.9GHz Double-Balanced Subharmonic Mixer for Direct Conversion Receivers.” 2001 IEEE Radio Frequency Integrated Circuit Symposium.
[23] Sher Jiun Fang, See Taur Lee ,and David j. Allstor “A 2GHz CMOS Even Harmonic Mixer for Direct Conversion Receivers.” 2001 IEEE
[24] Liwei Sheng, Jonathan C. Jensen, Student Member, IEEE, and Lawrence E. Larson, Fellow, IEEE “A Wide-Bandwidth Si/SiGe HBT Direct Conversion Sub-Harmonic Mixer Downconverter” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 9, SEPTEMBER 2000 |