用於系統晶片中單埠與多埠記憶體之自我修復技術

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：89

、訪客IP：3.138.69.153

姓名

許智強(Chih-Chiang Hsu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

用於系統晶片中單埠與多埠記憶體之自我修復技術
(Built-In Self-Repair Schemes for Single-Port and Multiple-Port Memories in SOCs)

相關論文

★ 應用於三元內容定址記憶體之低功率設計與測試技術	★ 用於隨機存取記憶體的接線驗證演算法
★ 用於降低系統晶片內測試資料之基礎矽智產	★ 內容定址記憶體之鄰近區域樣型敏感瑕疵測試演算法
★ 內嵌式記憶體中位址及資料匯流排之串音瑕疵測試	★ 用於修復嵌入式記憶體之基礎矽智產
★ 自我修復記憶體之備份分析評估與驗證平台	★ 使用雙倍疊乘累加命中線之低功率三元內容定址記憶體設計
★ 可自我測試且具成本效益之記憶體式快速傅利葉轉換處理器設計	★ 低功率與可自我修復之三元內容定址記憶體設計
★ 多核心系統晶片之診斷方法	★ 應用於網路晶片上隨機存取記憶體測試及修復之基礎矽智產
★ 應用於貪睡靜態記憶體之有效診斷與修復技術	★ 應用於內嵌式記憶體之高效率診斷性資料壓縮與可測性方案
★ 應用於隨機存取記憶體之有效良率及可靠度提升技術	★ 應用於特殊半導體記憶體之測試與可靠性設計技術

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在系統晶片(SOCs)中，內嵌式記憶體(embedded memories)是最常使用到的核心電路，並且它佔據了晶片大部分的面積。因此，內嵌式記憶體(embedded memories)的良率通常也主宰著系統晶片(SOCs)的良率。自我修復(built-in self-repair)技術是針對改善內嵌式記憶體良率的有效方法之ㄧ。本篇論文針對在系統晶片中單埠和多埠記憶體分別提出了兩種方法。在單埠記憶體的自我修復方法中，我們提出了一個名為錯誤範圍比對冗餘分析(faulty-range-comparison redundancy-analysis)方法，而此種方法能支援兩種冗餘組態:一為備份列/備份行(spare row/spare column)另一為備份列/備份IO(spare row/spare IO)。實驗數據顯示一個針對單個(四個)8k 64-bit的單埠記憶體的自我修復電路所占整個記憶體面積為3.38%(0.84%)。再者，冗餘分析的修復率是接近最佳化演算法的修復率。在多埠記憶體的自我修復方法中，我們設計一個診斷(diagnosis)演算法來定位埠之間的錯誤(inter-port faults); 以避免因錯失實際錯誤位置而導致的良率降低的效應。而且，我們將原本針對單埠記憶體的冗餘分析方法稍加修改，以符合多埠記憶體的需求。實驗數據顯示一個針對單個(四個)8k 64-bit的多埠記憶體的自我修復電路所占整個記憶體面積為3.2%(1%)。最後，我們提出的自我修復電路架構能支援系統晶片中多個記憶體的修復。

摘要(英)

Embedded memories are most used cores in system-on-chips (SOCs) and usually represent a significant portion of the chip area. Therefore, the yield of embedded memories usually dominates the yield of SOCs. Built-in self-repair (BISR) technique is one useful methodology for improving the yield of embedded memories. This thesis presents two BISR schemes for single-port and multiple-port memories in SOCs. In the BISR scheme for single-port memories, a faulty-range-comparison redundancy-analysis (FRCA) algorithm is proposed to allocate two types of redundancy organization (spare row/spare column and spare row/spare IO). Experimental results show that the area overhead of the BISR scheme for one (four) 8k 64-bit single-port memories is 3.38% (0.84%), where each memory with two spare rows and four spare columns is assumed. Also, the repair rate of FRCA is close to the repair rate of the exhaustive algorithm. In the BISR scheme for multiple-port memories, a diagnosis algorithm is proposed to locate the inter-port faults; this can avoid the yield reduction caused by inter-port faults in multiple-port memories. Also, a modified FRCA is used to allocate spare elements. Experimental results show that the area overhead of the BISR scheme for one (four) 8k 64-bit two-port memories with two spare rows and four spare columns is 3.2% (1%). Both BISR schemes can support the repair of multiple memory instances in SOCs.

關鍵字(中)

★ 自我修復
★ 記憶體

關鍵字(英)

★ BIST
★ BISR
★ self repair
★ memory
★ BIRA
★ redundancy analysis

論文目次

Chapter 1 Introduction 1
Chapter 2 A BISR Scheme for Multiple Single-Port Memories 7
2.1 BISR Architecture 7
2.2 The Proposed BIST Scheme 13
2.2.1 BIST Architecture 13
2.2.2 Implementation of BIST 14
2.3 The Proposed BIRA Scheme 17
2.3.1 Rules of Redundancy Analysis 18
2.3.2 Implementation of BIRA 20
2.3.3 Strategy for Supporting Multiple-Memory Instances 27
2.4 Experimental Results 30
2.4.1 Analysis of Repair Rate 30
2.4.2 Areas of BISR modules 34
Chapter 3 A BISR Scheme for Multiple-Port Memories 42
3.1 Overview of Multiple-Port Memories 42
3.1.1 Architecture of Typical Multiple-Port Memories 42
3.2 Strategy of BISR for Multiple-Port Memories 44
3.2.1 Inter-Port Faults Issue 44
3.2.2 Flow of BISR Scheme 47
3.3 Test and Diagnosis Algorithm 48
3.3.1 Fault Models 48
3.3.2 Test Algorithm 50
3.3.3 Diagnosis Algorithm 59
3.4 BIST Implementation 61
3.5 RA Algorithm for Multiple Port Memory 63
3.6 BIRA Implementation 65
3.6.1 INTER_RA Module 65
3.6.2 States for Multiple-Port Memories 66
3.7 Experimental Results 67
3.8 Verification Strategy 76
Chapter 4 Conclusions and Future Works 78
Reference 79

參考文獻

[1] R.-F. Huang, C.-L. Su, C.-W. Wu, S.-T. Lin, K.-L. Luo, and Y.-J. Chang, “Fail Pattern Identification for Memory Built-In Self-Repair”, in Proc. 13th Asian Test Symposium. Nov. 2004, pp. 366-371.
[2] F. Karimi and F. Lombardi, “Parallel Testing of Multi-Port Static Random Access Memories for BIST”, in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Oct. 2001, pp.271-279.
[3] S. Hamdioui and A. J. van de Goor, “Efficient Tests for Realistic Faults in Dual-Port SRAMs”, IEEE Trans. on Computers, vol. 51, no. 5, May 2002, pp. 460-473.
[4] S. Hamdioui, A. J. van de Goor, D. Eastwick, and M. Rodgers, “Realistic Fault Models and Test Procedure for Multi-Port SRAMs”, in Proc. IEEE Int. Workshop, Memory Technology, Design, and Testing, Aug. 2001, pp.65-72.
[5] S. Hamdioui and A. J. van de Goor, “Efficient Tests for Realistic Faults in Dual-Port SRAMs”, IEEE Trans. on Computers, vol. 51, no. 5, May. 2002, pp. 460-473.
[6] M. Nicolaidis, V. Castro Alves, and H. Bederr, “Testing Complex Couplings in Multiport Memories”, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 3, no. 1, March 1995, pp. 59-71
[7] A. J. van de Goor and S. Hamdioui, “Fault Models and Tests for Two-Port Memories”, in Proc. 16th IEEE. VLSI Test Symposium, April 1998, pp. 401-410.
[8] S. Hamdioui, A. J. van de Goor, “Consequences of Port Restrictions on Testing Two-Port Memories”, in Proc. International Test Conference, Oct. 1998, pp. 63-72.
[9] S. W. Wood, G. F. R. Gibson, S. M. I. Adham, and B. Nadeau-Dostie, “A 5 Gb/s 9-Port Application Specific SRAM with Built-In Self Test” , in Proc. IEEE Int. Workshop on Memory Technology, Design, and Testing. Aug. 1995, pp.68-73.
[10] M. J. Raposa, “Dual Port Static RAM Testing”, in Proc. 'New Frontiers in Testing' Int. Test Conference, Sept. 1988, pp. 362-368.
[11] T. Matsumura, “An Efficient Test Method for Embedded Multi-Port RAM with BIST Circuitry”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing, Aug. 1995, pp. 62-67.
[12] C.-F. Wu, C.-T. Huang, K.-L. Cheng, C.-W. Wang, and C.-W. Wu, “Simulation Base Test Algorithm Generation and Port Scheduling for Multi-Port Memories”, in Proc. IEEE Int. Symp. Design Automation Conference, June 2001 pp.301-306.
[13] F. Karimi, S. Irrinki, T. Crosbuy, and F. Lombardi, “A Parallel Approach for Testing Multi-Port Static Random Access Memories”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing, Aug. 2001, pp. 73-81.
[14] F. Karimi, F. J. Meyer, F. Lombardi, “Random Testing of Multi-Port Static Random Access Memories,” in Proc. of the 2002 IEEE International Workshop on Memory Technology, Design, and Testing, July 2002, pp. 101-106.
[15] J. Zhao, S. Irrinki, M. Puri, and F. Lombardi, “Detection of Inter-Port Faults in Multi-Port Static RAMs”, in Proc. 18th IEEE VLSI Test Symposium. April 2000, pp. 297-302.
[16] Y. Zorian and S. Shoukourian, “Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield”, IEEE Design & Test of Computers, vol. 20, no. 3, May-June 2003, pp. 58-66.
[17] Y. Zorian, “Embedding Infrastructure IP for SOC Yield Improvement”, in Proc. Design Automation Conference, June 2002, pp. 709-712.
[18] A. J. Van De Goor, “Testing Semiconductor Memories, Theory and Practice”, Gouda, 1999.
[19] Y. Nagura, M. Mullins, A. Sauvageau, Y. Fujiwara, K. Furue, R. Ohmura, T. Komoike, T. Okitaka, T. Tanizaki, K. Dosaka, K. Arimito, Y. Koda, and T. Tada, “Test Cost Reduction by At-Speed BISR for Embedded DRAMs”, in Proc. International Test Conference, Oct. 2001 pp. 182-187.
[20] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-In Redundancy Analysis for Memory Yield Improvement”, IEEE Trans. on Reliability, vol. 52, no. 4, Dec. 2003, pp. 386–399.
[21] T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A Built-In Self-Repair Analyzer (CRESTA) for embedded DRAMs”, in Proc. International Test Conference, Oct. 2000, pp. 567-574.
[22] D. Xiaogang, S. M. Reddy, W.-T. Cheng, J. Rayhawk, and N. Mukherjee, “At-Speed Built-in Self-Repair Analyzer for Embedded Word-Oriented Memories”, in Proc. 17th International Conference on VLSI Design, 2004, pp. 895-900.
[23] K. Ilyoung, Y. Zorian, G. Komoriya, H. Pham, F.P. Higgins, and J. L. Lewandowski, “Built-In Self-Repair for Embedded High Density SRAM”, in Proc. International Test Conference, Oct. 1998, pp. 1112-1119.
[24] V. Schober, S. Paul, and O. Picot, “Memory Built-In Self-Repair using Redundant Words”, in Proc. International Test Conference, Oct. 2001, pp. 995-1001.
[25] K. Sawada, T. Sakurai, Y. Uchino, and K. Yamada, “Built-In Self-Repair Circuit for High-Density ASMIC”, in Proc. of the IEEE Custom Integrated Circuits Conference, May 1989, pp. 26.1/1-26.1/4.
[26] M. Nicolaidis, N. Achouri, and L. Anghel, “A Memory Built-In Self-Repair for High Defect Densities Based on Error Polarities”, in Proc. 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 2003, pp. 459-466.
[27] M. Nicolaidis, N. Achouri, and S. Boutobza, “Dynamic Data-bit Memory Built-In Self-Repair”, in Proc. International Conference on Computer Aided Design, Nov. 2003, pp. 588-594.
[28] M. Nicolaidis, N. Achouri, and S. Boutobza, “Optimal Reconfiguration Functions for Column or Data-bit Built-In Self-Repair”, in Proc. Automation Design and Test in Europe Conference and Exhibition, Mar. 2003. pp. 590-595.
[29] M. Nicolaidis, N. Achouri, and L. Anghel, “Memory Built-In Self-Repair for Nanotechnologies”, in Proc. the 9th IEEE On-Line Testing Symposium, July 2003, pp. 94-98.
[30] J.-F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu; “A Built-In Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy”, in Proc. International Test Conference, Sept. 2003, pp. 393-402.
[31] J. Ohtani, T. Ooishi, T. Kawagoe, M. Niiro, M. Maruta, and H. Hidaka, “A Share Built-In Self-Repair Analysis for Multiple Embedded Memories”, in Proc. IEEE Conference on Custom Integrated Circuits, May. 2001, pp. 187–190.
[32] S.-Y. Kuo and W. K. Fuchs, “Efficient Spare Allocation in Reconfigurable Arrays”, IEEE Design & Test of Computers, vol. 4, no. 1, Feb. 1987, pp. 24-31.
[33] S. Hamdioui and A. J. van de Goor, “Through Testing of Any Multiport Memory with Linear Test”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 2, Feb. 2002.
[34] C.-W. Wang, R.-S. Tzeng, C.-F. Wu, C.-T. Huang, C.-W. Wu, S.-Y. Huang, S.-H. Lin, H.-P. Wang, “A Built-In Self-Test and Self-Diagnosis Scheme for Heterogeneous SRAM Clusters”, in Proc. 10th Asian Test Symposium, Nov. 2001, pp. 103-108.
[35] S. Hamdioui, A. J. Van De Goor, “Port Interference Faults in Two-Port Memories”, in Proc. International Test Conference, Sept. 1999, pp. 1001-1010.
[36] Yuejian Wu and S. Gupta “Built-In Self-Test for Multi-Port RAMs”, in Proc. Asian Test Symposium, Nov. 1997. pp. 398 – 403.
[37] J. Ohtani, T. Ooishi, T. Kawagoe, M. Niiro, M. Maruta, and H. Hidaka, “A Shared Built-In Self-Repair Analysis for Multiple Embedded Memories”, in Proc. IEEE Conference on Custom Integrated Circuits, May 2001, pp. 187 – 190.
[38] R. Zappa, C. Selva, D. Rimondi, C. Torelli, M. Crestan, G. Mastrodomenico, L. Albani, “Micro Programmable Built-in Self Repair for SRAMs”, in Proc. International Workshop on Memory Technology, Design and Testing, Aug. 2004, pp. 72 – 77.
[39] C.-L. Su, R.-F. Huang, and C.-W. Wu, “A Processor-Based Built-In Self-Repair Design for Embedded Memories”, in Proc. Asian Test Symposium, Nov. 2003, pp. 366 – 371.

指導教授

李進福(Jin-Fu Li)

審核日期

2005-10-13

推文