參考文獻 |
[1] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid State Circuits, vol. 24, Page(s): 1433-1440, October 1989.
[2] Teresa Serrano-Gotarredona, Bernabe Linares-Barrabco, “Systematic CMOS Transistor Mismatch Characterization” Digital Object Identifier 10.1109/ISCAS.1996.541913, Vol. 4, Page(s): 113-116, May 1996.
[3] Teresa Serrano-Gotarredona, Bernabe Linares-Barrabco, “Cheap and Easy Systematic CMOS Transistor Mismatch Characterization” Digital Object Identifier 10.1109/ISCAS.1998.706977, Vol. 2, Page(s): 466-469, 31 May - 3 June 1998.
[4] Teresa Serrano-Gotarredona, Bernabe Linares-Barrabco, “A Methodology for MOS Transistor Mismatch Parameter Extraction and Mismatch Simulation” Digital Object Identifier 10.1109/ISCAS.2000.858700, Vol. 4, Page(s): 109-112, 28-31 May 2000.
[5] Teresa Serrano-Gotarredona, Bernabe Linares-Barrabco, “A New Five-Parameter MOS Transistor Mismatch Model” IEEE Electron Device Letters, Vol. 21, No.1, Page(s): 37-39, January 2000.
[6] 戴于峻,“互補式金氧半電晶體不匹配及電路效能評估之相關性分析”,中華大學電機工程學系碩士班電子電路組,July 2003.
[7] Sachin Sapatnekar, Vivek De, Michael Orshansky, Nagib Hakim, “Statistical Performance Analysis and Optimization of Digital Circuits”, Annual ACM IEEE Design Automation Conference, June 2005.
[8] Jinjun Xiong, Vladimir Zolotov, Let He, “Robust Extraction of Spatial Correlation”, International Symposium on Physical Design, SESSION: Timing and variability, Page(s): 2-9, April 2006.
[9] 宋易書,“砌磚︰一個使用空間相關性分析以利性能調整的雙步驟佈局擺設程序”,中華大學電機工程學系碩士班電子電路組,July 2004.
[10] P. E. ALLEN and D. R. HOLBERG, “CMOS Analog Circuit
Design”, Oxford University Press, Inc., 2002.
[11] 王生勳,“EMN_RVG︰用於電路分析的加強化多維常態隨機向量產生器”,中華大學電機工程學系碩士班電子電路組,July 2000.
[12] Behzad Razavi, “Design of Analog CMOS Integrated Circuits”,
McGraw-Hill Companies, Inc., 2001.
[13] 黃弘一, “Mixed-Signal IC Layout and Analysis”, 混合訊號式積體電路佈局與分析研討會, April 2003. |