適用於地面/手持式數位視訊廣播的雙模式外部接收機之超大型積體電路設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：30

、訪客IP：18.219.220.180

姓名

林建安(Chien-An Lin) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

適用於地面/手持式數位視訊廣播的雙模式外部接收機之超大型積體電路設計
(VLSI Design of the DVB-T/DVB-H Dual Mode Outer Receiver)

相關論文

★ 即時的SIFT特徵點擷取之低記憶體硬體設計	★ 即時的人臉偵測與人臉辨識之門禁系統
★ 具即時自動跟隨功能之自走車	★ 應用於多導程心電訊號之無損壓縮演算法與實現
★ 離線自定義語音語者喚醒詞系統與嵌入式開發實現	★ 晶圓圖缺陷分類與嵌入式系統實現
★ 語音密集連接卷積網路應用於小尺寸關鍵詞偵測	★ G2LGAN: 對不平衡資料集進行資料擴增應用於晶圓圖缺陷分類
★ 補償無乘法數位濾波器有限精準度之演算法設計技巧	★ 可規劃式維特比解碼器之設計與實現
★ 以擴展基本角度CORDIC為基礎之低成本向量旋轉器矽智產設計	★ JPEG2000靜態影像編碼系統之分析與架構設計
★ 適用於通訊系統之低功率渦輪碼解碼器	★ 應用於多媒體通訊之平台式設計
★ 適用MPEG 編碼器之數位浮水印系統設計與實現	★ 適用於視訊錯誤隱藏之演算法開發及其資料重複使用考量

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

電視自從問世以來經歷過了兩次重大的革命，一次是在一九五四年的從黑白電視演進到彩色電視，另一次是從類比電視演進到數位電視(DTV)，臺灣在二零零六年開始開播。臺灣採用了歐洲電信標準聯盟(ETSI)的標準:地面數位視訊廣播(DVB-T)來當作我們數位電視的標準，一個DVB-T的基頻接收機包含內部接收機和外部接收機，我們主要致力於雙模式的外部接收機，能同時支援地面和手持式兩種標準。
一顆根據ETSI EN 300 744 - V1.5.1標準，適用於地面/手持式數位視訊廣播的雙模式外部接收機被提出在本論文中。外部接收機包括內部解交錯器、維特比解碼器、外部解交錯器和李德‧所羅門解碼器。內部解交錯器和外部解交錯器是用來還原資料的排序，維特比解碼器和李德‧所羅門解碼器以連接式前置錯誤更正碼的形式來降低位元錯誤率。因為DVB-T和DVB-H的有效位元率根據操作時的參數而是固定的，所以我們主要只考慮面積和功率的問題。在維特比解碼器裡，我們使用了兩級解穿刺的方法來對接收的碼字做解穿刺，能夠避免輸入端緩衝的使用。另外使用了一個64x64單端的sram來當作我們的回朔單元，能同時兼顧回朔長度和輸出率的考量。然後在李德‧所羅門解碼器裡，我們提出了modified PrME cell來解我們的關鍵方程式同時能降低面積的使用。最後在內部解交錯器和外部解交錯器裡，大部分有關資料暫存的部分我們都只使用單端的sram來實現。
在TSMC 0.18um 1p6m CMOS 製程中，一顆根據DVB-T和DVB-H標準以超大型積體電路設計之雙模式外部接收機被實現在核心面積為1.58 x 1.58 平方公釐的原型晶片內，以驗證所提出雙模式外部接收機的架構。其操作頻率達到40 MHz時，在DVB-T標準下且傳輸模式為8K mode、碼率為7/8 和調變方式為64 QAM時，提出的外部接收機可以得到31.67 Mb/s 解碼率，這是在DVB-T標準中所要求最高的解碼率。

摘要(英)

The television presented to the public experiences two important revolutions. One is from black and white television to color television in 1954. The other is from analog television to digital television (DTV) in 2006 of Taiwan. Taiwan adopts European Telecommunications Standards Institute (ETSI) standard: Digital Video Broadcast – Terrestrial (DVB-T) as our DTV specification. A DVB-T baseband receiver comprises inner receiver and outer receiver. Our works focus on the dual mode outer receiver. It supports not only the DVB-T but also DVB-H (handheld).
A DVB-T/DVB-H dual mode outer receiver based on ETSI standards: EN 300 744 - V1.5.1 and TR 102 377 – V1.2.1 is proposed in this thesis. The outer receiver includes inner deinterleaver, Viterbi decoder, outer deinterleaver and Reed Solomon decoder. Inner deinterleaver and outer deinterleaver are used for data restore. Viterbi decoder and Reed Solomon decoder are used as concatenated forward error correction code for better BER. Because the useful bit rate of DVB-T and DVB-H is fixed according to the operating parameters and the highest data rate is not the bottleneck of each module of outer receiver. So our works only concern the area and power. In Viterbi decoder, we use a two-stage depuncture scheme to depuncture the received codeword, it benefits the disuse of input buffer. And use a size of 64x64 single port sram as the trace back unit, it gives consideration to trace back length and throughput rate. Then, we propose the modified PrME cell for the key equation solver to lower the area in Reed Solomon decoder. And mostly the data buffers in inner deinterleaver and outer deinterleaver are implemented by single port sram only.
A prototyping chip is implemented to verify the proposed architecture in 1.58 x 1.58 mm2 core area, and the maximum frequency can operate at 40MHz in TSMC 0.18um 1p6m CMOS process. The proposed outer receiver can obtain the highest decoding rate 31.67Mb/s when operating at 40MHz with 8K transmission mode, 7/8 code rate and 64QAM demapper for DVB-T standard.

關鍵字(中)

★ 地面/手持式數位視訊廣播
★ 李德所羅門解碼器
★ 維特比解碼器

關鍵字(英)

★ DVB-T
★ Viterbi Decoder
★ Reed Solomon Decoder
★ DVB-H

論文目次

Abstract ……………………………………………………………………………… i
致謝………………………………………………………………………………… ii
Content …………………………………………………………………………… iii
List of Figures ……………………………………………………………………… v
List of Tables ……………………………………………………………………… vii
Chapter 1 Introduction …………………………………………………………… 1
1.1 Motivation …………………………………………………………… 1
1.2 Implementation Overview …………………………………………… 4
1.3 Thesis Organization …………………………………………………… 6
Chapter 2 Inner Deinterleaver …………………………………………………… 7
2.1 Symbol Deinterleaver ………………………………………………… 8
2.2 Bit Deinterleaver ………………………………………………… 12
Chapter 3 Viterbi Decoder ……………………………………………………… 15
3.1 Convolutional Code and Viterbi Algorithm ………………………… 17
3.2 Implementation of RAM-Based Viterbi Decoder …………………… 24
Chapter 4 Outer Deinterleaver ………………………………………………… 34
Chapter 5 Reed Solomon Decoder ……………………………………………… 38
5.1 Reed Solomon Code ………………………………………………… 39
5.2 Modified PrME Reed Solomon Decoder …………………………… 46
Chapter 6 Experimental Results ………………………………………………… 55
Chapter 7 Conclusions ………………………………………………………… 63
Reference…………………………………………………………………………… 65

參考文獻

[1] European Telecommunications Standards Institute (ETSI),“Digital video
broadcasting (DVB); Framing structure, channel coding, and modulation for
digital terrestrial television,” ETSI EN 300 744 - V1.5.1, Nov. 2004.
[2] European Telecommunications Standards Institute (ETSI),“Digital video
broadcasting (DVB); DVB-H Implementation Guidelines,” ETSI TR 102 377 -
V1.2.1, Nov. 2005.
[3] G. D. Forney Jr., “The Viterbi algorithm,” Proc. IEEE, vol. 61, pp. 268–
278, Mar. 1973.
[4] S. B. Wicker, Error Control Systems for Digital Communication and Storage.
Englewood Cliffs, NJ: Prentice-Hall, 1995.
[5] Y. N. Chang, “Design of an efficient memory-based DVB-T channel
decoder,” IEEE International Symposium on Circuits and Systems, vol. 5,
pp. 5019-5022, May 2005.
[6] L. Horvath, et al., “A novel, high-speed, reconfigurable demapper-symbol
deinterleaver architecture for DVB-T,” IEEE Int, Symp. Circuits Syst.,
pp.382-385, May 1999.
[7] P. J. Black and T. H. Meng, “A 140-Mb/s, 32-state, radix-4 Viterbi
decoder,” IEEE J. Solid-State Circuits, vol. 27, pp. 1877–1885, Dec.
1992.
[8] A. K. Yeung and J. Rabaey, “A 210-Mb/s, radix-4 bit-level pipelined
Viterbi decoder,” ISSCC Dig. Tech. Papers, pp. 88–89, Feb. 1995.
[9] J. K. Hinderling et al., “CDMA mobile station modem ASIC,” IEEE J. Solid-
State Circuits, vol. 28, pp. 253–260, Mar. 1993.
[10] I. Kang and A. N. Willson, Jr., “Low-power Viterbi decoder for CDMA
mobile terminals,” IEEE J. Solid-State Circuits, vol. 33, pp. 473–482,
Mar. 1998.
[11] G. Fettweis and H. Meyr, “Feedforward architecture for parallel Viterbi
decoding,” J. VLSI Signal Processing, vol. 3, pp. 105–119, 1991.
[12] K. K. Parhi, “High-speed VLSI architectures for Huffman and Viterbi
decoders,” IEEE Trans. Circuits Syst. II, vol. 39, pp. 385–391, June
1992.
[13] H. D. Lin and D. G. Messerschmitt, “Algorithm and architectures for
concurrent Viterbi decoding,” in Proc. ICC’89, vol. 2, June 1989, pp.
836–840.
[14] “Japan’s proposal for candidate radio transmission technology IMT-2000:
W-CDMA,” in Association of Radio Industries and Businesses (ARIB),
Japan, June 1998.
[15] C. M. Rader, “Memory management in a Viterbi decoder,” IEEE Trans.
Commun., vol. 29, pp. 1399–1401, Sept. 1981.
[16] R. Cyper and C. B. Shung, “Generalized trace-back techniques for
survivor memory management in the Viterbi algorithm,” Proc. GLOBECOM,
vol. 2, pp. 1318–1322, Dec. 1990.
[17] H. A. Bustamente et al., “Stanford telecom VLSI design of convolutional
decoder,” Proc. MILCOM, vol. 1, pp. 171–178, Oct. 1989.
[18] G. Feygin and P. G. Gulak, “Architectural tradeoffs for survivor
sequence memory management in Viterbi decoders,” IEEE Trans. Commun.,
vol. 41, pp. 425–429, Mar. 1993.
[19] Y. N. Chang, H. Suzuki, K.K. Parhi, “A 2-Mb/s 256-State 10-mW Rate-1/3
Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 35, no. 6,
Jun. 2000.
[20] A. J. Viterbi, “Error Bounds for Convolutional Codes and an
Asymptotically Optimum Decoding Algorithm,” IEEE Trans. on Information
Theory, Vol. IT-13, pp. 260-269, April 1967.
[21] A. P. Hekstra, “An alternative to metric rescaling in Viterbi
decoders,” IEEE Trans. Commun., vol. 37, no. 11, pp. 1220-1222, NOV.
1989.
[22] H. F. Chou, “Design and implementation of a multi-digital broadcasting
standard channel decoder,” Department of Computer Science and
Engineering, NSYSU, Jun. 2004.
[23] Telecommunication Standardization Section, International Telecom. Union,
“Forward Error Correction for Submarine Systems,” ITU, Geneva,
Switzerland, ITU-T Recommendation G.975, Oct. 2000.
[24] Martin Bossert, “Channel Coding for Telecommunications”. John Wiley &
Sons Ltd, 1999.
[25] Irving S. Reed, Xuemin Chen, “Error-Control Coding for Data Networks”.
Kluwer Academic Publishers, 1999.
[26] H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen and I. S. Reed, “A
VLSI Design of a Pipeline Reed-Solomon Decoder,” IEEE Trans. on
Computers, vol. C-34, No.5, pp.393-403, May. 1985.
[27] H. Lee, “High-Speed VLSI Architecture for Paralleld Reed-Solomon
Decoder,” IEEE Trans. on VLSI Systems, vol. 11, No. 2, pp. 288-294,
April. 2003.
[28] H. Lee, “A high-speed low-complexity Reed-Solomon decoder for optical
communications,” IEEE Transactions on Circuits and Systems II, vol. 52,
pp. 461-465, Aug. 2005.
[29] P. J. Black, T. H. Y. Meng, “Hybrid Survivor Path Architectures for
Viterbi 56 Decoders,” in Proc. ICASSP, vol. 1, pp.433-436, Dec. 1993.
[30] H. C. Chang, C. B. Shung, and C. Y. Lee, “A Reed-Solomon product-code
(RS-PC) decoder chip for DVD application,” IEEE J. Solid-State Circuits.
vol. 36, pp. 229-238, Feb. 2001.
[31] C. W. Wang and Y. N. Chang, “Design of Viterbi decoders with inplace
state metric update and hybrid traceback processing,” in Proc. IEEE
Workshop on SiPS, Sept. 2001, pp. 5–15.

指導教授

蔡宗漢(Tsung-Han Tsai)

審核日期

2006-7-20

推文