參考文獻 |
[1] European Telecommunications Standards Institute (ETSI),“Digital video
broadcasting (DVB); Framing structure, channel coding, and modulation for
digital terrestrial television,” ETSI EN 300 744 - V1.5.1, Nov. 2004.
[2] European Telecommunications Standards Institute (ETSI),“Digital video
broadcasting (DVB); DVB-H Implementation Guidelines,” ETSI TR 102 377 -
V1.2.1, Nov. 2005.
[3] G. D. Forney Jr., “The Viterbi algorithm,” Proc. IEEE, vol. 61, pp. 268–
278, Mar. 1973.
[4] S. B. Wicker, Error Control Systems for Digital Communication and Storage.
Englewood Cliffs, NJ: Prentice-Hall, 1995.
[5] Y. N. Chang, “Design of an efficient memory-based DVB-T channel
decoder,” IEEE International Symposium on Circuits and Systems, vol. 5,
pp. 5019-5022, May 2005.
[6] L. Horvath, et al., “A novel, high-speed, reconfigurable demapper-symbol
deinterleaver architecture for DVB-T,” IEEE Int, Symp. Circuits Syst.,
pp.382-385, May 1999.
[7] P. J. Black and T. H. Meng, “A 140-Mb/s, 32-state, radix-4 Viterbi
decoder,” IEEE J. Solid-State Circuits, vol. 27, pp. 1877–1885, Dec.
1992.
[8] A. K. Yeung and J. Rabaey, “A 210-Mb/s, radix-4 bit-level pipelined
Viterbi decoder,” ISSCC Dig. Tech. Papers, pp. 88–89, Feb. 1995.
[9] J. K. Hinderling et al., “CDMA mobile station modem ASIC,” IEEE J. Solid-
State Circuits, vol. 28, pp. 253–260, Mar. 1993.
[10] I. Kang and A. N. Willson, Jr., “Low-power Viterbi decoder for CDMA
mobile terminals,” IEEE J. Solid-State Circuits, vol. 33, pp. 473–482,
Mar. 1998.
[11] G. Fettweis and H. Meyr, “Feedforward architecture for parallel Viterbi
decoding,” J. VLSI Signal Processing, vol. 3, pp. 105–119, 1991.
[12] K. K. Parhi, “High-speed VLSI architectures for Huffman and Viterbi
decoders,” IEEE Trans. Circuits Syst. II, vol. 39, pp. 385–391, June
1992.
[13] H. D. Lin and D. G. Messerschmitt, “Algorithm and architectures for
concurrent Viterbi decoding,” in Proc. ICC’89, vol. 2, June 1989, pp.
836–840.
[14] “Japan’s proposal for candidate radio transmission technology IMT-2000:
W-CDMA,” in Association of Radio Industries and Businesses (ARIB),
Japan, June 1998.
[15] C. M. Rader, “Memory management in a Viterbi decoder,” IEEE Trans.
Commun., vol. 29, pp. 1399–1401, Sept. 1981.
[16] R. Cyper and C. B. Shung, “Generalized trace-back techniques for
survivor memory management in the Viterbi algorithm,” Proc. GLOBECOM,
vol. 2, pp. 1318–1322, Dec. 1990.
[17] H. A. Bustamente et al., “Stanford telecom VLSI design of convolutional
decoder,” Proc. MILCOM, vol. 1, pp. 171–178, Oct. 1989.
[18] G. Feygin and P. G. Gulak, “Architectural tradeoffs for survivor
sequence memory management in Viterbi decoders,” IEEE Trans. Commun.,
vol. 41, pp. 425–429, Mar. 1993.
[19] Y. N. Chang, H. Suzuki, K.K. Parhi, “A 2-Mb/s 256-State 10-mW Rate-1/3
Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 35, no. 6,
Jun. 2000.
[20] A. J. Viterbi, “Error Bounds for Convolutional Codes and an
Asymptotically Optimum Decoding Algorithm,” IEEE Trans. on Information
Theory, Vol. IT-13, pp. 260-269, April 1967.
[21] A. P. Hekstra, “An alternative to metric rescaling in Viterbi
decoders,” IEEE Trans. Commun., vol. 37, no. 11, pp. 1220-1222, NOV.
1989.
[22] H. F. Chou, “Design and implementation of a multi-digital broadcasting
standard channel decoder,” Department of Computer Science and
Engineering, NSYSU, Jun. 2004.
[23] Telecommunication Standardization Section, International Telecom. Union,
“Forward Error Correction for Submarine Systems,” ITU, Geneva,
Switzerland, ITU-T Recommendation G.975, Oct. 2000.
[24] Martin Bossert, “Channel Coding for Telecommunications”. John Wiley &
Sons Ltd, 1999.
[25] Irving S. Reed, Xuemin Chen, “Error-Control Coding for Data Networks”.
Kluwer Academic Publishers, 1999.
[26] H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen and I. S. Reed, “A
VLSI Design of a Pipeline Reed-Solomon Decoder,” IEEE Trans. on
Computers, vol. C-34, No.5, pp.393-403, May. 1985.
[27] H. Lee, “High-Speed VLSI Architecture for Paralleld Reed-Solomon
Decoder,” IEEE Trans. on VLSI Systems, vol. 11, No. 2, pp. 288-294,
April. 2003.
[28] H. Lee, “A high-speed low-complexity Reed-Solomon decoder for optical
communications,” IEEE Transactions on Circuits and Systems II, vol. 52,
pp. 461-465, Aug. 2005.
[29] P. J. Black, T. H. Y. Meng, “Hybrid Survivor Path Architectures for
Viterbi 56 Decoders,” in Proc. ICASSP, vol. 1, pp.433-436, Dec. 1993.
[30] H. C. Chang, C. B. Shung, and C. Y. Lee, “A Reed-Solomon product-code
(RS-PC) decoder chip for DVD application,” IEEE J. Solid-State Circuits.
vol. 36, pp. 229-238, Feb. 2001.
[31] C. W. Wang and Y. N. Chang, “Design of Viterbi decoders with inplace
state metric update and hybrid traceback processing,” in Proc. IEEE
Workshop on SiPS, Sept. 2001, pp. 5–15. |