English  |  正體中文  |  简体中文  |  Items with full text/Total items : 68069/68069 (100%)
Visitors : 23247574      Online Users : 162
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/25263

    Title: 高速乘法/累加器之分析與製作;Analysis and Implementation of High-Speed Multiply/Accumulator
    Authors: 周世傑
    Contributors: 電機工程學系
    Keywords: 乘法-累加器;高產量;管道式設計;Mutiplication/accumulationunit;High throughput;Pipeline design;電子電機工程類
    Date: 1994-01-01
    Issue Date: 2010-05-28 10:26:25 (UTC+8)
    Publisher: 行政院國家科學委員會
    Abstract: 此計畫將研究分析及製作高速及高產量之乘法 -累加器.針對各項乘法及加法之運算法則,考慮其 管道式設計以提高其產出率,並將乘法-累加器合 併考慮以因應目前應用日廣之此類運算.最後在 此計畫中將實作一高速乘法-累加器,並將其應在 Discrete Cosine Transform(DCT)之晶片設計中.研究期間:8202 ~ 8301
    Relation: 財團法人國家實驗研究院科技政策研究與資訊中心
    Appears in Collections:[電機工程學系] 研究計畫

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明