Hierarchical techniques for symbolic analysis of electronic circuits

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > journal & Dissertation > Item 987654321/29305

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/29305

Title:	Hierarchical techniques for symbolic analysis of electronic circuits
Authors:	Jou,SJ;Perng,MF;Su,CC
Contributors:	電機工程研究所
Keywords:	ANALOG INTEGRATED-CIRCUITS;NETWORKS
Date:	1997
Issue Date:	2010-06-29 20:21:21 (UTC+8)
Publisher:	中央大學
Abstract:	A hierarchical symbolic analyser (SAGA2) is presented for the analysis of electronic circuits. SAGA2 analyses lumped, linear, or linearised (small-signal) circuits in the S- and Z-domain. For the analysis of large circuits, a hierarchical two-port (multiport) method is proposed that is two to three orders faster than that without using the hierarchical method. A bandpass filter or a 12-stage RC ladder circuit can be analysed in symbolic form within 1 CPU second. Also, the memory used is dramatically reduced.
Relation:	IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS
Appears in Collections:	[Graduate Institute of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	444	View/Open

社群 sharing