English  |  正體中文  |  简体中文  |  Items with full text/Total items : 67621/67621 (100%)
Visitors : 23112545      Online Users : 145
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/48371


    Title: 基於Gigabit UDP/IP卸載引擎的嵌入式串流視訊;Embedded Video Streaming based on Gigabit UDP/IP Offload Engine
    Authors: 李浩帆;Hao-Fan Lee
    Contributors: 資訊工程學系碩士在職專班
    Keywords: 乙太網路;通用型微處理器;UDP/IP卸載引擎;FPGA;CMOS;Ethernet;Microprocessor;UDP/IP Offload Engine;FPGA;CMOS camera
    Date: 2011-07-21
    Issue Date: 2012-01-05 14:52:49 (UTC+8)
    Abstract: 乙太網路通訊協定為視訊串流應用最被廣泛使用的標準,傳統使用通用型微 處理器以嵌入式軟體實現視訊串流的網路服務,需要耗費非常大量運算成本、功 耗及系統資源,往往造成系統效能的瓶頸。 本研究在 FPGA 平台上設計並實現了一個全硬體化的高速嵌入式視訊串流 系統。此一系統包含兩大模組:gigabit UDP/IP 卸載引擎,以及影像擷取及視訊 串流格式化模組。UDP/IP 卸載引擎又切割成傳輸層控制器、網路層控制器和連 結層控制器等子模組,同時我們設計一個上層的管線化控制器以整合這些高速的 硬體模組。影像擷取及視訊串流格式化模組則由CMOS 攝影機取像控制器和隨 後的格式化產生器及最後的定位封裝產生器所構成。 結果顯示,我們的硬體化UDP/IP 卸載引擎使用的硬體資源極為精簡,電路 面積不到3K 邏輯單元(Logic Element, LE),記憶體需求為87 Kbit,此一結果將 十分利於未來超低成本ASIC 晶片的量產。此外,我們在125MHz 系統時脈的 FPGA 平台即可達到gigabit 等級的網路資料流處理,解決了傳統使用微處理器的 效能瓶頸。 The most widely used standards for delivering streaming video web services are based on ethernet protocol combined with a traditional general-purpose microprocessor with embedded software. The performance bottleneck of this architecture is that it requires a large amount of computing power, system resources, and power consumption. We designed a FPGA platform to implement a full hardware-based high-speed embedded video streaming system. This system consists of two modules: a gigabit UDP/IP Offload Engine, as well as a video capture and streaming format module. The video capture and streaming module acted as a controller to capture video in the format of the CMOS camera module and to translate it into the last generated position posed by the generator package. Our hardware-based UDP/IP Offload Engine required less hardware resources. The circuit area used was less than 3K logic units and memory requirements were 87 Kbits. This result could be beneficial to future ultra-low-cost mass produced ASIC chips. In addition, the 125MHz system clock in the FPGA platform was able to achieve gigabit class network data streaming performance and could be used to address traditional microprocessor performance bottlenecks.
    Appears in Collections:[資訊工程學系碩士在職專班 ] 博碩士論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML632View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明