Reliable data path design of VLIW processor cores with comprehensive error-coverage assessment

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/51984

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/51984

題名:	Reliable data path design of VLIW processor cores with comprehensive error-coverage assessment
作者:	Chen,YY;Leu,KL
貢獻者:	電機工程學系
日期:	2010
上傳時間:	2012-03-28 10:12:34 (UTC+8)
出版者:	國立中央大學
摘要:	In this paper, an effective fault-tolerant framework offering very high error coverage with zero detection latency is proposed to protect the data paths of VLIW processor cores. The feature of zero detection latency is essential to real-time error-recovery. The proposed framework provides the error-handling schemes of varying hardware complexity, performance and error coverage to be selected. A case study with an experimental VLIW architecture implemented in VHDL was used to demonstrate the impacts of our technique on hardware overhead and performance degradation. The fault injection experiments were performed to characterize the effects of fault-occurring frequency as well as workload variations on the error coverage, and the permanent faults on the length of time spent for error-recovery. The results observed from the experiments show that our approach can well protect the VLIW data paths even in a very severe fault scenario. As a result, the proposed fault-tolerant VLIW core is quite suitable for the highly dependable embedded applications. (C) 2009 Elsevier B.V. All rights reserved.
關聯:	MICROPROCESSORS AND MICROSYSTEMS
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	260	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing