A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/52011

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/52011

Title:	A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip
Authors:	Cheng,KH;Tsai,YC;Lo,YL;Huang,JS
Contributors:	電機工程學系
Keywords:	CMOS CIRCUIT TECHNIQUE;LOW-VOLTAGE;PLL;GENERATION;BANDWIDTH;DESIGN;POWER;DLL
Date:	2011
Issue Date:	2012-03-28 10:13:14 (UTC+8)
Publisher:	國立中央大學
Abstract:	A phase-locked loop (PLL) is proposed for low-voltage applications. A new charge pump (CP) circuit, using gate switches affords low leakage current and high speed operation. A low-voltage voltage-controlled oscillator (LV-VCO) composed of 4-stage delay cells and a low-voltage segmented current mirror (LV-SCM) achieves low voltage-controlled oscillator gain (K(VCO)), a wide tuning range, and good linearity. A LV-SCM generates more current with small area by switching the body rather than the gate. The PLL is implemented in standard 90-nm CMOS with regular V(T) (RVT) devices. Its output jitter is 2.22 ps (rms), which is less than 0.5% of the output period. The phase noise is -87 dBc/Hz at 1-MHz offset from a 2.24-GHz center frequency. Total power dissipation at 2.24-GHz output frequency, and with 0.5-V power supply is 2.08 mW(excluding the buffers). The core area is 0.074 mm(2).
Relation:	IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	1613	View/Open

社群 sharing