English  |  正體中文  |  简体中文  |  Items with full text/Total items : 65421/65421 (100%)
Visitors : 22290568      Online Users : 207
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/52012


    Title: A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique
    Authors: Cheng,KH;Hung,CL;Chang,CH
    Contributors: 電機工程學系
    Keywords: LOCKED LOOP;SERIAL-ATA;LOW-POWER;MODULATION;VCO;CALIBRATION;TECHNOLOGY;CONVERTER;DIVIDERS;NOISE
    Date: 2011
    Issue Date: 2012-03-28 10:13:16 (UTC+8)
    Publisher: 國立中央大學
    Abstract: This study demonstrates a 6-GHz triangular-modulated spread-spectrum clock generator (SSCG) based on a fractional-N PLL in a 90-nm CMOS process. This paper presents a phase-rotating technique to create the fractional-N topology for the SSCG and implement spread-spectrum clocking (SSC) by modulating the fractional-N ratios. The proposed phase-rotating technique consists of virtual multiphase generation and the phase compensation approach. This technique effectively compensates the instantaneous timing error and shows the ignorable quantization error. Unlike the delta-sigma technique commonly used for SSCGs, the proposed SSCG realizes non-dithered fractional division ratios. In terms of SSC, this approach suppresses the RMS jitter to less than 1 ps, showing a significant improvement in the jitter performance in this work. The measured power attenuation of electromagnetic interference (EMI) is 16.12 dB, with a deviation of less than 0.5% (5000 ppm). Operating at a 6-GHz clock rate, the measured RMS jitter with and without the down-spreading spectrum are 0.77 and 0.71 ps, respectively. The chip core area is less than 0.55 x 0.45 mm(2) and the core power consumption is 27.7 mWat a supply of 1.0 V.
    Relation: IEEE JOURNAL OF SOLID-STATE CIRCUITS
    Appears in Collections:[電機工程學系] 期刊論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML1088View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明