English  |  正體中文  |  简体中文  |  Items with full text/Total items : 66984/66984 (100%)
Visitors : 23050469      Online Users : 289
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/52029


    Title: All-digital PLL using bulk-controlled varactor and pulse-based digitally controlled oscillator
    Authors: Huang,HY;Liu,JC
    Contributors: 電機工程學系
    Keywords: PHASE-LOCKED LOOP;CMOS TECHNOLOGY;FILTER
    Date: 2011
    Issue Date: 2012-03-28 10:13:41 (UTC+8)
    Publisher: 國立中央大學
    Abstract: This work presented a 150-450-MHz, all-digital phase-locked loop (ADPLL) implemented in a 0.18 mu m CMOS process. The design utilizes bulk-controlled varactor and pulse-based digitally controlled oscillator (PB-DCO) providing a high timing resolution and a good jitter performance. The worst-case total locking time of the proposed ADPLL is 32 reference clock cycles. The divider used here divides by factors from 2 to 63. A test chip is implemented and verified. The RMS and peak-to-peak jitters are 6.7 and 44 ps, respectively, at 450-MHz. The peak-to-peak jitter is 2.0% at 450-MHz. When the multiplication of divider is varying at 150-MHz, the peak-to-peak jitters are less than 3.2%. The power consumption is 16.2-mW at 450-MHz. The core area of ADPLL is only 260 x 360 mm(2). This clock generator can be applied as re-usable silicon IP for system-on-chip (SoC) applications.
    Relation: ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
    Appears in Collections:[電機工程學系] 期刊論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML427View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明