Design Planning with 3D-Via Optimization in Alternative Stacking Integrated Circuits

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/52053

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/52053

題名:	Design Planning with 3D-Via Optimization in Alternative Stacking Integrated Circuits
作者:	Lu,CH;Chen,HM;Liu,CNJ
貢獻者:	電機工程學系
關鍵詞:	TO-WAFER STACKING;3D SYSTEM;TECHNOLOGY
日期:	2011
上傳時間:	2012-03-28 10:14:16 (UTC+8)
出版者:	國立中央大學
摘要:	Billions of transistors are placed in one single chip (SoC) with advanced manufacturing technology. Further development is obstructed by the ability to the manufacture of SoC and the signal integrity. Stacking IC is an alternative choice when we design a high-performance high-density chip. Design flow (especially physical design) is facing different issues when compared with 2D IC design. The location of the I/Os seriously affect the number of 3D-Vias and their total area in the stacking IC. This paper proposes a Stacking IC architecture and the corresponding design flow to solve the I/O and 3D-Via problems. In this flow, we have developed a system partition approach to minimize the number of 3D-Vias and balance the I/O number of each tier, and modified one traditional floorplan method to optimize the I/O and module locations. The experimental results are encouraging in the GSRC benchmarks. Compared with greedy and intuitive methods, our framework reduces the number of 3D-Vias by 30.02% on the average and can balance the I/O count of each tier. The dead space of the final floorplan is reduced by 14.13%.
關聯:	JOURNAL OF INFORMATION SCIENCE AND ENGINEERING
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	355	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....