中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/52094
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 68069/68069 (100%)
造访人次 : 23168500      在线人数 : 379
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/52094


    题名: Programmable System-on-Chip for Silicon Prototyping
    作者: Huang,CM;Wu,CM;Yang,CC;Chen,SL;Chen,CS;Wang,JJ;Lee,KJ;Wey,CL
    贡献者: 電機工程學系
    关键词: FPGA IMPLEMENTATION;CONTROL ALGORITHM;CONTROLLERS
    日期: 2011
    上传时间: 2012-03-28 10:15:18 (UTC+8)
    出版者: 國立中央大學
    摘要: This paper presents a programmable system-on-chip (SoC) design methodology which integrates multiple heterogeneous SoC design projects into a single chip such that the total silicon prototyping cost for these projects can be greatly reduced by sharing a common SoC platform. In this implementation, an integrated SoC platform is comprised of eight SoC projects. When these eight SoC projects are designed separately, the total area is approximately 143.03 mm(2), while the area of the integrated platform is about 24.43 mm(2). The area reduction is significant, so is the fabrication cost. Once the integrated platform chip is fabricated, three programming schemes are carried out to allow the integrated chip to act as the individual SoC design projects. A test chip is designed and implemented using the TSMC 0.13-mu m CMOS generic logic process technology.
    關聯: IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
    显示于类别:[電機工程學系] 期刊論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML272检视/开启


    在NCUIR中所有的数据项都受到原著作权保护.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈  - 隱私權政策聲明