先進CMOS元件之增強技術-子計畫三：金屬矽化物與高形變半導體合金於奈米尺度之整合應用研究;Nano-Scale Integration and Applications of Metal Silicides and Highly Strained Semiconductor Alloys

NCU Institutional Repository > 工學院 > 材料科學與工程研究所 > 研究計畫 > Item 987654321/62637

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/62637

题名:	先進CMOS元件之增強技術-子計畫三：金屬矽化物與高形變半導體合金於奈米尺度之整合應用研究;Nano-Scale Integration and Applications of Metal Silicides and Highly Strained Semiconductor Alloys
作者:	李勝偉
贡献者:	國立中央大學材料科學與工程研究所
关键词:	電子電機工程;材料科技
日期:	2012-12-01
上传时间:	2014-03-17 11:52:56 (UTC+8)
出版者:	行政院國家科學委員會
摘要:	研究期間：10108~10207;For more than 40 years, the integrated circuit industry has followed a steady path of constantly shrinking device geometries and increasing chip size, commonly referred to as “Moore’s Law.” However, continued downscaling of CMOS transistors faces immense challenges as device miniaturization does not necessarily yield performance enhancement. Novel materials or device structures are therefore being actively explored to improve the transistor performance. Recently, Si1-x-yGexCy semiconductor alloys and strain engineering have attracted intensive research interest because they offer enhanced carrier mobilities and more functionalities for the state-of-the-art electronics and optoelectronics. In this project, we propose to fabricate a variety of strained substrates with the use of oxidized porous Si as stressor. We expect to create (1) highly strained-Si substrates with tensile strain larger than 2.5%, (2) SiGe virtual substrates with Ge concentration more than 50%, and (3) tensile-strained-Si/compressive-strained-SiGe composite substrates. We also develop the Micro-Raman measurement technology to effectively characterize and analyze the patterning-induced asymmetric relaxation in nanoscale patterned substrates. New metal silicides/germanides are also explored in this project for integration with highly strained or high-Ge-concentration substrates. The influences of metal silicidation, such as Ge segregation and thermal stress, on nanoscale patterned heterostructures would be systematically investigated. To verify the feasibility and integration of the developed materials, we also develop the fabrication process and study the performance of strained-Si nanowire FETs. Finally, we develop silicide/germanide Schottky barrier diodes based on nanoscale patterned heterostructures and their Schottky barrier heights will be characterized. These results will provide useful information for fabricating high-mobility devices and integrating main-project enhancement technologies developed for advanced CMOS.
關聯:	財團法人國家實驗研究院科技政策研究與資訊中心
显示于类别:	[材料科學與工程研究所 ] 研究計畫

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	341	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....