中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/63116
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 70585/70585 (100%)
造访人次 : 23076771      在线人数 : 397
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/63116


    题名: 應用於高畫質無線傳輸之低功耗、高性能之V頻段達靈頓架構收發機之研製;The Impplementations of Low Power Consumption and High Performance V-Band Darlington Transceiver for Wireless High Definition Digital Signal (Wireless Hd) Transmission
    作者: 邱煥凱
    贡献者: 國立中央大學電機工程學系
    关键词: 電子電機工程;電信工程
    日期: 2012-12-01
    上传时间: 2014-03-17 14:19:23 (UTC+8)
    出版者: 行政院國家科學委員會
    摘要: 研究期間:10108~10207;This three-year project is primarily targeted to study the key components for V-band millimeter wave transceiver using Darlington pair technology. In the first year, we dedicate to design the Darlington pairs for each V-band functional circuit using TSMC 90-nm CMOS technology. The equivalent circuit analysis will be first derived, and the design criteria using Darlington pairs for LNA, VCO, and mixer circuits will be extensively investigated. The Darlington pair is demonstrated, especially in its power gain performance, to have better fT and fmax than those in the single transistor. Since the power gain is so treasure in mm-wave frequency, the proposed Darlington pair circuits provides much better design margin to implement the functional circuits, such as LNA, mixer, and VCO in mm-wave frequency regime. In the 2nd year project, we will study the phase lock loop (PLL) system for V-band operation. The on-chip antenna and band-pass filter will be also designed in the second year. In the 3rd year project, we will measure the designed circuits and devising the S-TFML (slow wave thin film micro-strip line) model for each V-band circuit. Besides, we also will start to integrate the transmitter, receiver and PLL into a compact size system-on-a-chip (SoC), respectively. The transceivers include a Darlington low noise amplifier (LNA), a drive amplifier (DA), a medium power amplifier (PA), two Darlington up/down mixers, a Darlington voltage control oscillator (VCO), a Darlington divider and phase-locked loop (PLL). The antenna system is combined with on-chip antenna array, switch and band-pass filter. The designed circuits are fabricated in TSMC 90-nm CMOS technology
    關聯: 財團法人國家實驗研究院科技政策研究與資訊中心
    显示于类别:[電機工程學系] 研究計畫

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML205检视/开启


    在NCUIR中所有的数据项都受到原著作权保护.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈  - 隱私權政策聲明