English  |  正體中文  |  简体中文  |  Items with full text/Total items : 78345/78345 (100%)
Visitors : 32425520      Online Users : 189
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/63118

    Title: 應用於無線感測網路之低功耗K頻段收發機之研製;Implementations of Low Power Consumption K-Band Transceiver for Wireless Sensor Network
    Authors: 邱煥凱
    Contributors: 國立中央大學電機工程學系
    Keywords: 電信工程
    Date: 2012-12-01
    Issue Date: 2014-03-17 14:19:25 (UTC+8)
    Publisher: 行政院國家科學委員會
    Abstract: 研究期間:10108~10207;his program is targeted to a system-on-a-chip (SoC) for K-band Wireless Sensor Network (WSN) application. Direct Conversion Receiver (DCR) architecture is chosen to meet the requirements of low power, compact size, low cost and the reduction of off-chip components. The chip set will be implemented by tsmcTM 90 nm or 180 nm CMOS Technologies. The development and verification in WSN will be extensively investigated in this three-year project. The transmitter with high efficiency, low power supply with high data rate is the goal in the first year. In the transmitter system, low power consumption and low phase noise oscillator, high quality factor (Q) resonator and active balun, low power supply power amplifier in switch mode are included. The K-band receiver is the goal in the second year. Each building block of the receiver is designed for low power and low noise specifications. The goal in the third year is to integrate each building block developed in the previous two years as a fully integated K-band WSN. The noise reduction, impedance matching, coupling effect and DC bias bypass issues need to consider in functional partition and layout design. Meanwhile, Slow Wave Thin Film Microstrip Line (S-TFML) structurte will be proposed to further minimize the chip size.
    Relation: 財團法人國家實驗研究院科技政策研究與資訊中心
    Appears in Collections:[電機工程學系] 研究計畫

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明