English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 80990/80990 (100%)
造訪人次 : 41628744      線上人數 : 3294
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/63132


    題名: 在多核心架構上考慮效能與功耗問題的系統設計方法;On System Design Methodology for Many-Core Architecture Considering Performance and Power Issues
    作者: 周景揚
    貢獻者: 國立中央大學電機工程學系
    關鍵詞: 電子電機工程
    日期: 2013-12-01
    上傳時間: 2014-03-17 14:19:47 (UTC+8)
    出版者: 行政院國家科學委員會
    摘要: 研究期間:10208~10307;As multiprocessors become the mainstream in both mainframe and embedded systems, the scalability and the concurrency are still limited by power wall and memory wall. The thermal issues and the limited capacity of batteries should be considered in multiprocessor systems. The affinity on different threads also restricts the resources from fully utilized; part of the processors become dark silicon. Locality and load balance are two decisive design issues to exploit the superior performance of many-core architectures. However, optimizing only for one issue could deteriorate the potential benefit of the other. The highly correlated impacts of these two factors require a cooperative optimization. Furthermore, the dynamic voltage and frequency scaling and the other power management techniques would even change the computing ability of cores on the fly, which can also lead to load unbalance situation. This proposal will develop highly efficient optimization algorithm to enhance the locality and load balance of massive parallel applications. This project considers three issues of power management for multiprocessor systems: energy, thermal and performance penalty. Reducing energy consumption or lowering temperature may cause performance penalties, including frequency degradation and wakeup delay. In this project, it is co-optimized with the load-balance problem to obtain shorter latency. Since this project focuses on many-core architectures, we will design scalable and online policies. In summary, the current design environment lacks an effective methodology to explore the huge design space. In this proposal, we will consider the performance and power issues in multiprocessor systems. The research process of this project will be scheduled as following: we will consider static locality-aware optimization and prepare the fundamental policies for power management in the first year, develop dynamic load-balance-aware thread management and hierarchical power management techniques in the second year, and architecture-aware co-optimized runtime management in the last year. In conclusion, we will combine the results of three years to form a cross-layer multi-objective methodology for many-core architecture.
    關聯: 財團法人國家實驗研究院科技政策研究與資訊中心
    顯示於類別:[電機工程學系] 研究計畫

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML278檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明