English  |  正體中文  |  简体中文  |  Items with full text/Total items : 74010/74010 (100%)
Visitors : 24643210      Online Users : 392
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/65151

    Title: 刀鋒式100Gb 光纖乙太網路交換機硬體設計之研究;Study of Blade Fiber Switch Hardware Design for 100 Gigabit Ethernet
    Authors: 陳建宏;Chen,Chien-Hung
    Contributors: 光電科學與工程學系
    Keywords: 乙太網路;網路交換機;印刷電路板;熱流;電源電路;Ethernet;Ethernet Switch;PCB;Thermal Flow;Power Circuit
    Date: 2014-07-25
    Issue Date: 2014-10-15 14:41:52 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 近年隨著個人手持裝置的廣泛使用,連帶引起許多效應,而這些效應正急速改變著我們的生活方式。當大家不需要網路線才能上網,也不需要跑到特定的熱點才能讓自己的手持裝置連上網路,現在我們生活的周遭圍繞著這些看不見、摸不著卻又輕易讓每個人所使用的無線網路平台,而大多數人不知道這些資料傳輸其實不停地在中央機房裡以高速的流量反覆地接收、發射到你我的面前,因此在機房中的網路交換機便是在這資訊快速交換的時代裡不可或缺的角色。

    本論文以刀鋒式100Gigabit光纖網路交換機為主題,研究其硬體之設計,從構想、規劃到成品完成,從中建立出零件佈局、PCB設計、熱流改善、訊號完整度、電源電路五大設計重點。在成品的量測結果,每組電源均得正常運作且不超越額定功率,時脈信號皆符合晶片規格且不受雜訊干擾,傳輸訊號符合 IEEE 802.3 標準規範,主晶片的實測平均工作溫度與模擬平均值僅有 0.3% 的誤差。100Gigabit 為目前最高速的乙太網路交換機,以此硬體設計為題,從設計過程中所面臨的各種問題,並找出其解決方案,將其作為爾後硬體進階的基石。;The widespread use of personal handheld devices brings about many effects nowadays. These effects are rapidly changing the way we live.The networking cable is not needed to connect the device on our hand and the Ethernet equipment. The specific area is not required to access the internet. We live in a world surrounded with wireless network platform.Nevertheless, most people do not know how the data is received and transmitted with high-speed flow repeatedly in the datacenter. It is the Ethernet switch that takes the role to make it happen.

    Being the most advanced and fast Ethernet switch, the blade-100Gigabit optical fiber network switch is the object in this thesis which studies the hardware design from planning to the physical output. There are five design process built to be discussed, includingcomponent placement, PCB layout design, thermal flow improvement, signal integrity optimization, and power supply circuit.With regard to the measurement result, each group of power operates normally and does not exceed the rated power. The clock signal meets the specification of the chip, and is not disturbed by the noise. The traffic signal conforms to the IEEE 802.3 standard.There is only 0.3% deviation between the measuredaverage operating temperature of the chip and the simulation average result.By discovering the issues and working out the solutions during the design process, this thesis provides the design method and reference data for more modern and high-tech hardware design in the future.
    Appears in Collections:[光電科學研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明