English  |  正體中文  |  简体中文  |  Items with full text/Total items : 65317/65317 (100%)
Visitors : 21308608      Online Users : 263
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/66861


    Title: DVB-S2 LDPC解碼器之FPGA設計與實現;Design and Implementation of DVB-S2 LDPC Decoder with FPGA
    Authors: 黃偉倫;Huang,Wei-Lun
    Contributors: 通訊工程學系
    Keywords: 第二代數位衛星廣播;低密度奇偶檢查碼;QC-LDPC;Min-Sum 演算法;現場可程式邏輯門陣列;DVB-S2;LDPC Code;QC-LDPC;Min-Sum Algorithm;FPGA
    Date: 2015-01-16
    Issue Date: 2015-03-16 15:51:33 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 第二代數位衛星廣播 (DVB-S2) 為新一代的數位衛星廣播標準以提升相較於 DVB-S之傳輸量,在通道編碼方面,使用 LDPC (low- density parity-check)碼作為內碼、BCH 碼作為外碼,用兩種錯誤更正碼組合,提供良好的錯誤更正能力,且 LDPC 碼提供兩種碼長,以及各種碼率,可應用於各種需求。

    本論文研究內容為以FPGA硬體架構設計與實現完整DVB-S2規格(包含各種碼率與長度)之LDPC解碼器,由於DVB-S2 LDPC之校驗矩陣可經重新排列轉成特定QC(quasi-cyclic)-LDPC校驗矩陣形式,本論文使用適用於QC-LDPC之部分平行運算可程式掃描式硬體架構作為解碼器之硬體架構,此架構包含掃描參數儲存與控制模組、區塊資訊迴旋移動重排模組、軟式輸入輸出(Soft Input Soft Output: SISO)解碼計算模組及解碼資訊更新機制模組,其中多重碼率與長度DVB-S2 LDPC之相應QC-LDPC解碼參數皆經推導且以特殊資料結構儲存於記憶體,而SISO解碼演算法是使用 Min-Sun 演算法以降低硬體複雜度。本論文所整合實現之解碼器可藉由簡易參數輸入控制以實現高資料率之完整DVB-S2規格(包含各種碼率與長度)LDPC解碼器。;Second generation digital satellite broadcasting (DVB-S2) is a new generation of digital satellite broadcasting standard specified for enhancing the transmission capacity of the DVB-S. The main improvement of the DVB-S2 relies on the new channel coding scheme which uses LDPC (low-density parity-check) as an inner code and BCH as the outer code. The concatenation of these two kinds of error correction provides an error correction capability nearer to the theoretical limit. For satisfying varying demands of throughput versus sensitivity, DVB-S2 provides a variety of code-rates and the two kinds of code length in the LDPC codes.

    The research topic of this thesis is on the hardware architecture design and realization of the decoder for the complete DVB-S2 LDPC specification with FPGA. Since all the parity check matrices specified in the multi-rate DVB-S2 LDPC codes can be transformed in QC(quasi-cyclic)-LDPC codes through particular reordering of data and parity-checks, we uses a partial parallel and programmable hardware architecture, which is specially designed for QC-LDPC codes and based on a raster-scanning scheme, as the hardware architecture of the decoder. This hardware architecture includes the raster-scanning parameter storing and controlling module, barrel-shift module, soft input soft output (SISO) decoder computer module, and the message-passing/updating module. All raster-scanning parameters for the corresponding DVB-S2 LDPC codes are derived and stored in memory with a special data structure. The SISO decoder is implemented based on the min-sum algorithm to reduce the hardware complexity. The decoder completed in this thesis can be configured by a simple parameter input to fulfill a LDPC decoder for all specifications in DVB-S2.
    Appears in Collections:[通訊工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML449View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明