English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 61345/61345 (100%)
造訪人次 : 16295600      線上人數 : 231
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/68773


    題名: 應用於生醫系統之低壓降穩壓器(LDO)設計;Design of LDO (Low Drop-out Regulator) for Biomedical application
    作者: 周訓仰;Chou,Shvian Yang
    貢獻者: 電機工程學系在職專班
    關鍵詞: 低壓降穩壓器;Low Drop-out Regulator
    日期: 2015-08-27
    上傳時間: 2015-09-23 14:25:42 (UTC+8)
    出版者: 國立中央大學
    摘要: 摘要
    近年來生醫系統及超大型積體電路的快速發展,使得人體內植入式或者可攜式醫療電子設備方面應用的晶片電路有愈微小的驅勢,因此低功率高效能成為可攜式電子產品的首要考量。
    特別是高資料傳輸速率的植入式晶片,如人工電子耳、人工視網模輔具等,藉由無線傳輸做為電感耦合效應方式來傳輸電源與控制晶片的訊號,可避免線式的傷口感染及電池式(半侵入式)電源耗損需開刀將電池拿出替換等情形。
    系統中,前端是採用電感式耦合效應 (無線傳輸方式)來傳輸電源及高資料量,因此傳輸電源中含有載頻的交流信號,交流信號可經由全波整流器轉換成直流信號,再運用低壓降穩壓器(Low Drop-out Regulator, LDO)之特性,達到輸出直流電壓穩定與降低電源雜訊干擾之效果。
    此篇論文電路架構採用P-Channel MOSFET做為LDO的調節傳輸元件(Pass element)輸出穩定1.8V的低壓降穩壓系統且產生輸出1mA 0.1或1mA電流驅動負載,分別給予推挽式電路及其他補償式電路。此低壓降線性穩壓器採用 ′cic018.1′ 模擬製程進行模擬實現。
    ;Abstract
    In recent years , with the rapid development in the Biomedical system and VLSI, the chip circuit applied to medical electronic equipment, not only the implanting types but also the portable ones, has become tinier and tinier.Therefore, low power consumption or power efficiency enhancement is the main concern when designing these portable electronics.
    Especially for the implanting chip of high data-rate transmission, such as the cochlear systems, retinal prostheses, by using wireless transmission, the inductive coupling effect can transmit signals of supplying power and controling the chip, which can prevent wound infection and the regular replacement of the half-invading battery by sugery.
    In the system, the inductive coupling effect is adopted at the front end to transmit powers and High Data. Therefore, the power contains the AC signal of carrier frequency. The AC signal then can be converted to the DC signal via the full-wave rectifier. Accordingly, as the characteristics of Low Drop-out Regulator(LDO), it stabilizes the output of the DC signal and reduces the power supply ripples.
    The circuit structure in this thesis adopts P-Channel MOSFET, an adjustment pass element, to regulate the LDO. Moreover,it enables the Low Dropout regulation system to stabilize at 1.8V and produces load current which is between 0.1mA or 1mA. It also includes push-pull output circuit and other compensating type circuit separately. Besides, the Low Dropout linear regulator undergoes the simulation of ′cic018.l′ process.
    顯示於類別:[電機工程學系碩士在職專班] 博碩士論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML468檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright © National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋  - 隱私權政策聲明