English  |  正體中文  |  简体中文  |  Items with full text/Total items : 73032/73032 (100%)
Visitors : 23058597      Online Users : 312
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/69212

    Title: DVB-S2 接收器之FPGA實現;Design and Implementation of DVB-S2 Receiver with FPGA
    Authors: 羅豫碁;Lo,Yu-chi
    Contributors: 通訊工程學系
    Keywords: 第二代數位電視廣播;符碼同步;載波同步;Frame同步;軟式決定解碼;DVB-S2;Symbol Synchronization;Carrier Synchronization;Frame Synchronization;Soft-Decision
    Date: 2015-10-20
    Issue Date: 2015-11-04 17:47:40 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 第二代數位衛星廣播 (DVB-S2) 為新一代的數位衛星廣播標準以提升相較於 DVB-S之傳輸量。與DVB-S相比,DVB-S2可提供除QPSK外的多種具有更高頻帶利用率的調製方式,如8PSK、16APSK、32APSK。減少了幅度變化,更能適應線性特性相對不好的衛星傳輸通道。

    本論文研究內容以FPGA硬體架構設計與實現DVB-S2內部接收端,包含符碼同步,載波同步,Frame同步以及供給外在接收模組的軟式決策(Soft-Decision)解碼模組。符碼同步採用內插器,以消除時序偏移並進行同步取樣。載波同步則是以固定星座圖計算出相位和頻率偏移,進行回復處理。而Frame同步是經由已知的SOF (Start Of Frame)完成相關器,求出起始位置已截取出正確的Frame範圍,並避免相位的不明確性。而在軟式決定解碼部份,本論文運用了負數旋轉,以對事先計算出的硬式決策(Hard-Decision)邊界,求出與邊界的距離,而得知訊號點的數概似值比(Log Likelihood Ratio, LLR),以簡化計算的複雜度。;Digital Video Broadcasting - Satellite - Second Generation(DVB-S2) is a digital television broadcast standard that has been designed as a successor for the popular DVB-S system. In comparison with DVB-S, besides QPSK, DVB include enhanced modulation schemes up to 8PSK, 16APSK and 32APSK, which increase of available bitrate over the same satellite transponder bandwidth. Otherwise, it can reduce the phase offset and have a good performance in channel interference.

    The reaserch topic of this thesis is on the hardware architecture design and realization of the DVB-S2 inner receiver with FPGA, Including Symbol Synchronization, Carrier Synchronization and Frame Synchronization, and Soft-Decision module which supplys Log likelihood Ratio (LLR) to outer receiver. The Symbol Synchronization uses interpolator to solve timing offset and do the sampling process. The Carrier Synchronization uses the ideal constellation of QPSK, 8PSK, 16APSK and 32APSK to caculate the phase and frequency offset of the input signal.The frame Synchronization uses the SOF(Start of Frame) which is known data to design a correlator, and caculate the beginning of frame. Then, we can catch the frame we need and avoid the ambiguous of phase. About the Soft-Decision, in this thesis I use the complex rotaion to caculate the distance of the boundary of Hard-decision I had caculate in accurate method, and use the distance as the LLR to simplify the caculate.
    Appears in Collections:[通訊工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明