English  |  正體中文  |  简体中文  |  Items with full text/Total items : 75982/75982 (100%)
Visitors : 28174353      Online Users : 199
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/8932

    Title: 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計;+C1654 100MHz CMOS Wideband Amplifier for DSO
    Authors: 蔡孟仁;Meng-Jen Tsai
    Contributors: 電機工程研究所
    Keywords: 寬頻;wideband;amplifier;100MHz
    Date: 2000-07-14
    Issue Date: 2009-09-22 11:37:54 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 寬頻放大器是通訊系統及高頻測試儀器中不可或缺的一部份。寬頻放大器是用在一段所需要頻寬中能提供一個穩定的增益。 本篇論文說明數位儲存示波器(DSO)所需的前級寬頻放大器的設計與實作。由於製程技術的提升,示波器的頻寬取樣率和精確度有了很大的進步。對寬頻放大器而言,頻寬需要達到所需的需求,但電晶體的寄生電容卻是限制頻寬的主要因素。在電路中每個信號路徑都會有個RC時間常數,這個常數常常決定了放大器頻寬。因此要使得寬頻放大器頻寬增加要設法降低RC時間常數。在這個寬頻放大器設計中,將採用並聯-並聯回授(Shunt-Shunt Feedback)的方式降低信號路徑的阻抗。 VLSI是目前世界的潮流趨勢,因此寬頻放大器的設計將採用CMOS的數位電路製程技術。整個電路是用TSMC0.6 CMOS 數位製程,佈局後模擬顯示在5V下,功率消耗為200mW,頻寬可達150MHz 晶片面積約佔1000umx1000um。 Wideband Amplifier is indispensable in some high-frequency testing instruments and communication systems. A wideband amplifier is required in a analog front end that provides a flat gain transfer within the bandwidth. In this thesis, the CMOS wideband amplifier was introduced, and implemented. Due to the processing technology improved, the bandwidth and the sampling rate of DSOs have a large development. To wideband amplifiers, the parasitic capacitors of transistors limited the bandwidth. In the circuits, every signal path has a RC time constant. This constant usually determines the bandwidth. So the topic of the wideband amplifier is to find a way to lower these RC time constants. In this wideband amplifier, we use an architecture of shunt-shunt feedback to reduce the impedances of signal-path nodes. A GAIN-VGA-BUFFER architecture is employed in the circuit design. Simulation results show the SNR is about 45dB for 100mVpp up to 100Mhz. The chip is implemented by TSMC0.6um 1P3M process. It consumes 200mW for overall circuits by 5V power supply.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明