English  |  正體中文  |  简体中文  |  Items with full text/Total items : 66984/66984 (100%)
Visitors : 22943422      Online Users : 418
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/8950


    Title: 適用於自動測試機台的時間產生器;Timing Generator for the Application of the Automatic Test Equipment
    Authors: 楊駿民;Chun-Min Yang
    Contributors: 電機工程研究所
    Keywords: 時間產生器;延遲;自動測試機臺;timing generator;delay;ATE
    Date: 2000-06-14
    Issue Date: 2009-09-22 11:38:13 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 在自動測試機臺裡,時間產生器是相當重要的模組。以往這種混合式的半導體製程都是用射極耦合邏輯或砷化鎵來實現的。今日,為了降低成本和低功率的考量,CMOS製程的技術是相當吸引人的。隨著CMOS元件的性能提昇,以CMOS為基礎並能達到高解析度及微小的時間精準的時間產生器已經成為主流。 在本篇論文裡,我們提出了以延遲單元和鎖相延遲迴路為基礎的時間產生器。第一種電路是由許多延遲單元和一個校正單元組成的。它可以達到理想的單調和線性的特性並且簡化校正的程序。以鎖相延遲迴路為粗調加上一個微調電路組成了以鎖相延遲迴路為基礎的時間產生器。鎖相延遲迴路降低了因為製程和環境變異所造成的初始延遲影響。我們所提出的電路已透過臺積電和聯電的0.35μm的製程來完成。 Timing generator is an important building block in Auto Test Equipment (ATE). Conventionally, it is implemented by a mixture of semiconductor technologies such as ECL or GaAs. Today, for the cost and power consumption reduction, CMOS technology is an attractive alternative. With performance improvement in CMOS devices, CMOS-based timing generators that can achieve the high resolution and small overall timing accuracy have become the main stream. In this thesis, a delay element based timing generator and a DLL-based timing generator are proposed. The first one is composed of many delay element circuits and a calibration unit. It achieves the desired monotonicty and linearity simplifies the calibration process. The DLL-based timing generator is composed of a DLL for coarse timing generation and a fine tune circuit for the fine timing. The DLL reduces the intrinsic delay as well as the variation caused by the process and environment. The proposed circuits have been designed and implemented by TSMC 0.35μm 1P4M and UMC 0.35μm 1P3M technologies.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File SizeFormat
    0KbUnknown697View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明