參考文獻 |
[1] Serial Workgroup, “Serial SATA II︰Electrical Specification, Revision 1.0,” May, 2004
[2] S. Bolger and S. O. Darwish “Use spread-spectrum techniques to reduce EMI,” May 1998
[3] T. Sudo, H. Sasaki, N. Masuda, and J. L. Drewniak “Electromagnetic Interference (EMI) of System-on-Package (SOP),” IEEE Trans. On Advanced Packaging, Vol. 27, no. 2, pp. 304-314, May 2004
[4] I.-H. Hua“The Design and Implementation of 66/133/266MHz Spread Spectrum Clock Generators,” NTU MS. Thesis, 2002
[5] A. Shoval, W. Martin, and D. A. Johns “A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter,” IEEE J. on Selected Areas in Communication, Vol. 13, pp. 1692-1702, Dec. 1995
[6] H.-S. Li, Y.-C. Cheng, and D. Puar “Dual-Loop Spread-Spectrum Clock Generator,” IEEE Inter. Solid-State Circuits Conference ISSCC, pp. 184-185, Feb. 1999
[7] F. Lin and D. Y. Chen “Reduction of Power Supply EMI Emission by Switching Frequency Modulation,” in The VPEC Tenth Annual Power Electronics Seminar, Virginia Power Electronics Center, Blacksburg, Virginia, Sep. 20-22, 1992
[8] L. W. Couch II “Digital and analog communication systems,” Macmillan, 1987
[9] W.-D. Cheng “A Spread Spectrum Clock Generator for Serial-ATA,” NCTU MS. Thesis, 2005
[10] K. B. Hardin, J. T. Fessler, and D. R. Bush “Spread Spectrum Clock Generation for the Reduction of Radiated Emissions,” IEEE Inter. Sym. On Electromagnetic Compatibility, pp. 227-231, Aug. 1994
[11] K. B. Hardin, J. T. Fessler, and D. R. Bush “A Study of the Interference Potential of Spread Spectrum Clock Generation Techniques,” IEEE Inter. Sym. On Electromagnetic Compatibility, pp. 624-629, Aug. 1995
[12] K.-H. Cheng, C.-L. Hung, C.-H. Chang, Y.-L. Lo, W.-B. Yang, and J.-W. Miaw “A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III,” IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS, pp. 1-4, Apr. 2008
[13] H.-H. Chang, I.-H. Hua, and S.-I. Liu “A Spread-Spectrum Clock Generator with Triangular Modulation,” IEEE Jour. Solid-State Circuits, vol.30, no. 4, Apr. 2003
[14] H.-S. Li, Y.-C Cheng, and D. Puar “Dual-Loop Spread-Spectrum Clock Generator,” IEEE Inter. Solid-State Circuit Conference, pp. 184-186, 1999
[15] J. Kim and P. Jun “Dithered Time Spread Spectrum Clock Generation for Reduction of Electromagnetic Radiated Emission From High-Speed Digital System,” IEEE Inter. Symposium on Electro-magnetic Compatibility, Aug. 2002
[16] Masaru et al. “Spread-spectrum clock generator for serial ATA using fractional PLL controlled by Δ∑ modulator with level shifter,” IEEE Inter. Solid-State Circuit Conference, vol. 1, 2005
[17] S.-I. Liu and C.-Y. Yang “A Phase Locking Loop,” Tsang Hai,2006
[18] C.-Y. Yang, J.-W. Chen, and M.-T. Tsai “A High-Frequency Phase-Compensation Fraction-N Frequency Synthesizer,” IEEE Inter. Symposium on Circuits and Systems, vol. 5, pp. 5091-5094, May 2005
[19] C.-H. Park, O. Kim, and B. Kim “A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching,” IEEE Jour. Solid-State Circuits, vol. 36, pp. 777-783, May 2001
[20] B. A. Floyd “Sub-Integer Frequency Synthesis Using Phase-Rotating Frequency Dividers,” IEEE Tran. On Circuits and Systems I, vol. pp, pp.1-10, 2003
[21] T.-H. Lin and Y.-J. Lai, “An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL” IEEE J. Solid-State Circuits, vol.42, no.2, Feb. 2007
[22] M. M. Green and U. Singh “Design Of CMOS CML Circuits For High-Speed Broadband Communications,” IEEE Int. Symposium on Circuits and Systems, pp. 204-208, Feb. 2003
[23] P. Heydari and R. Mohanavelu “Design of Ultrahigh-Speed Low-Voltage CMOS CML Buffers and Latches,” IEEE Tran. on VLSI, vol. 12, NO. 10, pp. 1081-1093, Feb. 2004
[24] B. Razavi “Design of Analog CMOS Integrated Circuits,” McGRAW-HILL International Edition 2001
[25] B. W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. Portmann, D. Stark, Y.-F. Chan, T. H. Lee, and M. A. Horowitz “A Portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE J. Solid-State Circuits, Vol. 34, no. 5, pp. 632-644, May 1999
[26] J. G. Maneatis “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, Vol. 31, pp. 1723-1732, Nov. 1996
[27] S. Kim, K. Lee, Y. Moon, D.-K. Jeong, Y. Choi, and H. K. Lim “A 960Mbps/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,” IEEE J. Solid-State Circuits, Vol. 32, no. 5, May 1997
[28] H. R. Lee, O. Kim, G. Ahn, and D. K. Jeong, “A Low jitter 5000 ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18um CMOS,” IEEE Int. Solid-State Circuit Conf., pp. 160-161, Feb. 2005
[29] J. Shin, I. Seo, J.Y. Kim, S.-H. Yang, C. Kim, J. Pak, H. Kim, M. Kwak, and G. Hong “A Low-Jitter Added SSCG with Seamless Phase Selection and Fast AFC for 3rd Generation Serial-ATA” IEEE Custom Intergrated Circuits Conference, pp. 409-412, Sep. 2006
[30] P.-Y. Wang and S.-P. Chen “Spread Spectrum Clock Generator,” IEEE Asian Solid-State Circuits Conference, pp. 304-307, Nov. 2007
[31] T. Kawamoto, T. Takahashi, J. Inada, and T. Noto “Low-jitter and Large-EMI-reduction Spread-spectrum Clock Generator with Auto-calibration for Serial-ATA Applications,” IEEE Custom Intergrated Circuits Conference, pp. 345-348, Sep. 2007
[32] D.-S. Shen and S.-I. Liu “A Low-Jitter Spread Spectrum Clock Generator Using FDMP,” IEEE Tran. on Circuits And Systems II, vol. 54, no. 11, pp.979-983 Nov. 2007
[33] C.-Y. Yang, C.-H. Chang, and W.-G. Wong “A3.2-GHHz Down-Spread Spectrum Clock Generator Using a Nested Fractional Topology,” IEICE Trans. Fundamentals, vol. E91-A, no. 2,pp. 497-503, Feb. 2008
[34] S.-F. Ho and H.-Y. Hung “A Wideband Programmable Spread-Spectrum Clock Generator,” IEEE Asian Solid-State Circuits Conference, pp. 521-524, Nov. 2005 |