摘要(英) |
In the thesis, a new embedded forth multi-core microprocessor and its operation system, called WHDVIForth, are proposed. This multi-core microprocessor performs the procedures of the algorithm for joint source and channel coding. A kind of computation model, concurrent process, is implemented according to this system. WHDVIForth can be used to design joint source and channel coding algorithm. WHDVIForth also suits for embedded system since it is small and fast enough. Eventually, it is simulated and verified on TSMC 0.18um Cell-Based Design flow and it is running on 200 MHz with 8.65K gate count. On the other hand the system software is very compact, only about 5K bytes.
|
參考文獻 |
[1] F. Vahid and T. Givargis, Embedded System Design, J. Wiley and Sons, 2002.
[2] 行政院國家科學委員會專題研究計畫申請書:適用於數位家庭整合之無線高畫質視訊傳輸技術.
[3] P. J. Koopman, Stack Computers: the new wave, Section 4.4, Ellis Horwood, 1989.
[4] P. J. Koopman, Stack Computers: the new wave, Section 4.5, Ellis Horwood, 1989.
[5] 莊青龍, Forth 系統硬體/軟體設計與展現, 碩士論文﹐中華大學﹐2000.
[6] 陳坤益, A 16-BIT Forth Engine as a Uniform Test Access Interface, 碩士論文﹐中華大學﹐2003.
[7] 吳志聲, A Uniform Embedded Subsystem for Integration of SOC Test Resource, 碩士論文﹐中華大學﹐2004.
[8] 謝佳宏,應用於可攜式感測器之系統單晶片開發平台之研究﹐碩士論文﹐中原大學電子工程研究所﹐ 2002.
[9] R. Bergamaschi, I. Bolsens, R. Gupta, R. Harr, A. Jerraya, K. Keutzer, K. Olukotun, and K. Vissers, “Are Single-Chip Multiprocessors in Reach?,” IEEE Design and Test of Computers, Vol. 18, No. 1, pp. 82–89, 2001.
[10] D. Culler, J.P. Singh and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmrann, 2nd edition 1999.
[11]N. Manjikian and J. Reed, “Prototype hardware implementation of a single-chip multiprocessor with a split-transaction bus,” In Proc. 2005 IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing (PACRIM’05), pp. 404–407, 2005.
[12] MJS Smith, Application-Specific Integrated Circuits, Addison Wesley, 1997.
[13] FORTH的禪思,金城
[14] 丁陳漢蓀著 蔣大偉編﹐嵌入式系統-使用eForth﹐O,REILLY出版
[15] 丁陳漢蓀﹐易符真經﹐中華民國易符協會
|