參考文獻 |
[1] C. -Y. Yang, ”Phase-Locked Loops,” National Chung-Hsing University.
[2] DESIGN & REUSE:Catalyst of Collaborative IP Based SoC Design. Available:http://www.design-reuse.com/
[3] Network Dictionary. Available:http://www.networkdictionary.cn/hardware/soc.php
[4] B. Razavi, “Design of Analog CMOS Integrated Circuit,” New York:McGraw-Hill, 2001.
[5] J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, ”An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance microprocessors,” IEEE J. Solid-State Circuits, vol. 31, no. 30, pp. 412-422, Apr. 1995.
[6] C. -C. Chung, and C. -Y. Lee, “An All-Digital Phase-Locked Loop for High-Speed Clock Generation," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 347-351, Feb. 2003.
[7] P. -L. Chen, C. -C. Chung, J. -N. Yang, and C. -Y. Lee, “A Clock Generator With Cascaded Dynamic Frequency Counting Loops for Wide Multiplication Range Applications,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1275-1285, Jun. 2006.
[8] J. G. Maneatis, J. Kim, I. McClatchie, J. Maxey, and M. Shankarads, “Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL,” IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1795-1803, Nov. 2003.
[9] V. Kratyuk, P. K. Hanumolu, K. Mayaram, and U. -K. Moon, ”A 0.6GHz to 2GHz Digital PLL with Wide Tracking Range,” IEEE Custom Integrated Circuits Conference, 2007, pp. 305-308.
[10] J. A. Tierno, A. V. Rylyakov, and D. J. Friedman , “A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 42-51, Jan. 2008.
[11] P. K. Hanumolu, M. Brownlee, K. Mayaram, and U. -K. Moon, “Analysis of Charge-Pump Phase-Locked Loops," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 9, pp. 1665-1674, Sep. 2004.
[12] K. Lim, C. -H. Park, D. -S. Kim, and B. Kim, “A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization,” IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 807-815, Jun. 2000.
[13] J. Hein, and J. W. Scott, “Z-domain Model for Discrete-Time PLL's," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 35, no. 11, pp. 1393-1400, Nov. 1988.
[14] A. Spalvieri, and M. Magarini, “Wiener’s Analysis of the Discrete-Time Phase-Locked Loop With Loop Delay,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no.6, Jun. 2008.
[15] N. D. Dalt, “A Design-Oriented Study of the Nonlinear Dynamics of Digital Bang-Bang PLLs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 1, pp. 21-31, Jan. 2005.
[16] R. B. Staszewski and P. T. Balsara, “Phase-domain all-digital phase-locked loop," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005.
[17] V. Kratyuk, P. K. Hanumolu, U. -K. Moon, and K. Mayaram, “A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 3, pp. 247-251, Mar. 2007.
[18] S. Haykin, and B. V. Veen, ”Signals and Systems,” Wiley, 2003.
[19] D. R. Stephens, “Phase-Locked Loops for Wireless Communications: Digital, Analog and Optical Implementations,” Kluwer Academic Publishers, 2002.
[20] J. G. Maneatis and M. A. Horowitz, “Precise Delay Generation Using Coupled Oscillators,” IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
[21] E. RZiisiinen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, “A Low-Power CMOS Time-to-Digital Converter," IEEE J. Solid-State Circuits, vol. 30, no. 9, pp. 984-990, Sep. 1995.
[22] P. Dudek, S. Szczepan’ski, and V. Hatfield, “A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.
[23] M. Lee, and A. Abidi, “A 9b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, Apr. 2008.
[24] B. Nikolic, V. G. Oklobdzija, V. Stajanovic, W. Jia, and et al., "Improved Sense-Amplifier Based Flip-Flop : Design and Measurements," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876-883, Jun. 2000.
[25] H. -Y. Huang , J. -C. Liu, and K. -H. Cheng, “All digital PLL using Pulse-Based DCO”, IEEE International Conference on Electronics, Circuits and Systems, Dec. 2007, pp. 1268-1271.
[26] S. Kim, K. Lee, Y. Moon, D. -K. Jeong, and et al., “A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,” IEEE J. Solid-State Circuit, vol. 32, no. 5, pp. 691-700, May. 1997.
[27] H. -H. Chang and J.-C. Wu, “A 723-MHz 17.2mw CMOS Programmable Counter,” IEEE J. Solid-State Circuits, vol. 33, no. 10, pp.1572-1575, Oct. 1998.
[28] K. -H. Choi, J. -B. Shin, J. -Y. Sim, and H. -J Park, ”An Interpolating Digitally-Controlled Oscillator for a Wide-Range All-Digital PLL”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9, pp. 2055-2063, Sep. 2009.
[29] Z. Cao, Y. Li, and S. Yan, “A 0.4 ps-RMS-Jitter 1-3 GHz Ring-Oscillator PLL Using Phase-Noise Preamplification,” IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 876-883, Sep. 2008.
[30] M. Brownlee, P. K. Hanumolu, K. Mayaram, and U.-K. Moon, “A 0.5 to 2.5GHz PLL with Fully Differential Supply-Regulated Tuning” IEEE SSCC, Dig. Tech. Papers, pp. 588-589, Feb. 2006.
|