參考文獻 |
[1] DAC 2012 Routability-Driven Placement Contest and Benchmark Suite.
[Online].
Available: http://archive.sigda.org/dac2012/contest/dac2012_contest.html.
[2] ICCAD 2012 Design Hierarchy Aware Routability-Driven Placement.
[Online]. Available: http://cad_contest.cs.nctu.edu.tw/CAD-contest-at-ICCAD2012/problems/default.html
[3] ISPD 2015 Blockage-Aware Detailed Routing-Driven Placement Contest. [Online]. Available: http://www.ispd.cc/contests/15/web/downloads.html
[4] 李培瑜, “基於分割法產生適用於可繞度導向之解析擺置器的初始佈局,” 國立中央大學電機工程研究所碩士論文, July 2014.
[5] Andrew B. Kahng, Igor L. Markov, and Sherief Reda, “On Legalization of Row-based Placements,” Proceedings of Great Lakes symposium on VLSI, pp. 214-219, 2004.
[6] Andrew B. Kahng, Paul Tucke, and Alex Zelikovsky, “ Optimization of Linear Placements for Wirelength Minimization with Free Sites,” Proceedings of Asia and South Pacific Design Automation Conference, pp. 241-244, 1999.
[7] Bo Hu, and Malgorzata Marek-Sadowska, “Multilevel Fixed-Point-Addition-Based VLSI Placement,” Proceedings of Computer-Aided Design of Integrated Circuits and Systems, vol 24, no. 8, pp. 1188-1203, 2005.
[8] Charles Alpert, Andrew Kahng, Gi-joon Nam, Sherief Reda, and Paul Villarrubia, “A semi-persistent clustering technique for vlsi circuit placement,” Proceedings of International of Symposium on Physical Design, pp. 200–207, 2005.
[9] Ismail S. Bustany, David Chinnery, Joseph R. Shinnerl, and Vladimir Yutsis, “ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement,” Proceedings of International of Symposium on Physical Design, pp. 157-164, 2015
[10] Jarrod A. Roy, David A. Papa, Saurabh N. Adya, Haward, H. Chan, Aaron N. Ng, James F. Lu, and Igor L. Markov, “Capo: Robust and scalable open-source min-cut floorplacer,” Proceedings of International Symposium on Physical Design, pp. 224–226, 2005.
[11] Jarrod A. Roy, Natarajan Viswanathan, Gi-Joon Nam, Charles J. Alpert, and Igor L. Markov, “CRISP: Congestion Reduction by Iterated Spreading During Placement,” Proceedings of International Conference on Computer-Aided Design, pp. 357-362, 2009.
[12] Jason Cong, Guojie Luo, Kalliopi Tsota, and Bingjun Xiao, “Optimizing Routability in Large-Scale Mixed-Size Placement,” Proceedings of Asia and South Pacific Design Automation Conference, pp. 441-446, 2013.
[13] Meng-Kai Hsu, Yi-Fang Chen, Chau-Chin Huang, Tung-Chieh Chen, and Yao-Wen Chang, “Routability-Driven Placement for Hierarchical Mixed-Size Circuit Designs,” Proceedings of Design Automation Conference, pp. 1-6, 2013.
[14] Myung-Chul Kim, Dong-Jin Lee, and Igor L. Markov, “SimPL: An Algorithm for Placing VLSI Circuits,” Communication of the ACM, vol 56, no. 6, pp. 105-113, 2013
[15] Myung-Chul Kim, Jin Hu, Dong-Jin Lee, and Igor L. Markov, “A SimPLR Method for Routability-driven Placement,” Proceedings of International Conference on Computer-Aided Design, pp. 67-73, 2011.
[16] Peter Spindler, Ulf Schlichtmann, and Frank M. Johannes, “Abacus:Fast Legalization of Standard Cell Circuits with Minimal Movement,” Proceedings of International Symposium on Physical Design, pp. 47-53, 2008.
[17] Peter Spindler, Ulf Schlichtmann, and Frank M. Johannes, “Kraftwerk2 – A fast force-directed quadratic placement approach using an accurate net model,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,IEEE Transactions on, pp. 1398-1411, 2008.
[18] Tao Lin and Chris Chu, “POLAR: 2.0 An effective routability-driven placer,” Proceedings of Design Automation Conference, pp. 1-6, 2014.
[19] Taraneh Taghavi, Xiaojian Yang, and Bo-Kyung Choi, “Dragon2005: Large Scale Mixed-Sized Placement Tool,” Proceedings of International Symposium on Physical Design, pp. 245-247, 2005.
[20] Tony Chan, Jason Cong, and Kenton Sze, “Multilevel generalized force-directed method for circuit placement,” Proceedings of International of Symposium on Physical Design , pp. 185–192, 2005.
[21] Tony F. Chan, Jason Cong, Joseph R Shinnerl, Kenton Sze, and Min Xie, “mPL6: enhanced multilevel mixed-size placement,” Proceedings of International of Symposium on Physical Design, pp. 212–214, 2006.
[22] Yanheng Zhang and Chris Chu, “Crop: Fast and Effective Congestion Refinement of Placement,” Proceedings of International Conference on Computer-Aided design, pp. 344-350, 2009.
[23] Yaoguang Wei, Cliff Sze, Natarajan Viswanathanm Zhuo Li, Charles J. Alpert, Lakshmi Reddy, Andrew D. Huber, Gustavo E. Tellez, Douglas Keller, and Sachin S. Sapatnekar, “GLARE: Global and Local Wiring Aware Routability Evaluation,” Proceedings of Design Automation Conference, pp. 768-773, 2012.
[24] Yi-Lin Chuang, Gi-Joon Nam, Charles J. Alpert, Yao-Wen Chang, Jarrod Roy, and Natarajan Viswanathan, “Design-hierarchy Aware Mixed-size Placement for Routability Optimization,” Proceedings of International Conference on Computer-Aided Design, pp. 663-668, 2010.
[25] Yu-Min Lee, Tsung-You Wu, and Po-Yi Chiang, “A Hierarchical Bin-Based Legalizer for Standard-Cell Designs with Minimal Disturbance,” Proceedings of Asia and South Pacific Design Automation Conference, pp. 568-573, 2010.
[26] Ulrich Brenner, “VLSI Legalization with Minimum Perturbation by Iterative Augmentation,” Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pp. 1385-1390, 2012.
[27] Ulrich Brenner and Jens Vygen, “Legalizing A Placement with Minimum Total Movement,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 12, pp. 1597-1613, 2004
|