參考文獻 |
[1] PCI Express® Base Specification, Revision 2.1, PCI-SIG, 2010.
[2] Serial ATA International Organization, Serial ATA Revision 3.0, SATA-IO, 2009.
[3] Universal Serial Bus Specification, Revision 3.1, USB-IO, 2013
[4] Behzad Razavi, Design of Integrated Circuits for Optical Communications. McGraw-Hill: Behzad Razavi, 2003.
[5] A. X. Widmer, and P. A. Franaszek,”A DC-balanced, partitioned-block, 8b/10b reansmission code,” IBM J. Res and Develop., vol. 27, pp. 440-451, Sep. 1983.
[6] S. H. Hall, G. W. Hall, and J. A. McCall, High-speed digital system design-Ahandbook of interconnect theory and design practices, John-Wiley, 1st ed., 2002
[7] Behzad Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, 2001
[8] Ali Hajimiri, Sotirios Limotyrakis, and Thomas H. Lee,“Jitter and Phase Noise in Ring Oscillators ,”IEEE J. Solid-State Circuits , vol. 34 , no. 6 , pp. 970-804 , Jun. 1999 (EI,SCI)
[9] Ali Hajimiri, and Thomas H. Lee,“Oscillator Phase Noise: A Tutorial ,”IEEE J. Solid-State Circuits , vol. 35 , no. 3 , pp. 326-336 , Mar. 2000
[10] Ali Hajimiri, and Thomas H. Lee,“Design Issues in CMOS Differential LC Oscillators ,”IEEE J. Solid-State Circuits , vol. 34 , no. 5 , pp. 717-724 , May. 1999
[11] Ali Hajimiri, and Thomas H. Lee,“A General Theory of Phase Noise in Electrical Oscillators ,”IEEE J. Solid-State Circuits , vol. 33 , no. 2 , pp. 179-194 , Feb. 1998
[12] WAVECREST Corporation, “Understanding Jitter, ” 2001.
[13] Tektronix, “數位示波器的應用抖動(jitter)測量”.
[14] Lei Luo, John Wilson, Stephen Mick, Jian Xu, Liang Zhang, Evan Erickson, and Paul Franzon, “A 36 Gb/s ACCI mutli-channel bus using a fully differential pulse receiver,” in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2006, pp. 773–776.
[15] Maxim, “Choosing AC-Coupling Capacitors,” Application Note: HFAN-1.1, 2000.
[16] Agilent Technologies, “Finding sources of jitter with real-time jitter analysis,” 2008.
[17] STMicroelectronics, “Improving a Jitter Definition,” 2007.
[18] SHF Communication Technologies AG, “Application Note AN-JITTER-1-Jitter Analysis using SHF 10000 Series Bit Error Rate Testers,” 2005.
[19] Agilent Technologies, “Measuring Jitter in Digital Systems,” Application Note 1448-1.
[20] Altera Corporation, “Deterministic Jitter (DJ) Definition and Measurement,” 2009.
[21] Maxim, “Optical receiver performance evaluation”.
[22] Tektronix, “Understanding and Characterizing Timing Jitter”.
[23] Maxim, “NRZ Bandwidth - HF Cutoff vs. SNR,” Application Note: HFAN-09.0.1.
[24] Rajesh Inti, Wenjing Yin, Amr Elshazly, Naga Sasidar, and Pavan Kumar Hanumolu “A 0.5-to-2.5 Gb/s reference-less half-rate digital CDR with unlimited frequency acquisition range and improved input duty-cycle error tolerance,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 3150–3162, Dec. 2011
[25] Seong-Jun Song, Sung Min Park, and Hoi-Jun Yoo, “A 4-Gb/s clock and data recovery circuit using four-phase 1/8-rate clock,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1213–1219, Jul. 2003
[26] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006.
[27] Won-Young Lee, Kyu-Dong Hwang, and Lee-Sup Kim, “A 5.4/2.7/1.62-Gb/s receiver for DisplayPort version 1.2 with multi-rate operation scheme,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 12, pp. 2858–2866, Nov. 2012
[28] Won-Young Lee and Lee-Sup Kim, “A 5.4-Gb/s clock and data recovery circuit using seamless loop transition scheme with minimal phase noise degradation,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 11, pp. 2518–2528, Nov. 2012
[29] D. Dalton, K. Chai, E. Evans, M. Ferriss, D. Hitchcox, P. Murray, S. Selvanayagam, P. Shepherd, and L. DeVito, “12.5-Mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2713–2725, Dec. 2005
[30] X. Maillard, F. Devisch, and M. Kuijk, “A 900-Mb/s CMOS data recovery DLL using half-frequency clock,” IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 711–715, Jun. 2002 (EI,SCI)
[31] Jaeha Kim and Deog-Kyoon Jeong, “Multi-gigabit-rate clock and data recovery based on blind oversampling,” IEEE Commun. Mag., vol. 41, pp. 68–74, Dec. 2003
[32] M. Nogawa, K. Nishimura, S. Kimura, T. Yoshida, T. Kawamura, M. Togashi, K. Kumozaki, and Y. Ohtomo, “A 10Gb/s burst-mode CDR IC in 0.13um CMOS,” in IEEE Int. Solid-State Circuit Conf. Dig. Tech. Papers, Feb. 2005, pp. 228–229
[33] Jun Won Jung, and Behzad Razavi, “A 25 Gb/s 5.8 mW CMOS Equalizer,” IEEE J. Solid-State Circuits, vol. 50, no. 2, pp. 515–526, Feb. 2015 (EI,SCI)
[34] Kuo-Hsing Cheng, Yu-Chang Tsai, Yen-Hsueh Wu, and Ying-Fu Lin,“A 5-Gb/s Inductorless CMOS Adaptive Equalizer for PCI Express Generation II Applications ,”IEEE Trans. Circuits Syst. II, Express Briefs , vol. 57 , no. 5 , pp. 324-328 , May. 2010 (EI,SCI)
[35] Jri Lee, Ping-Chuan Chiang, Pen-Jui Peng, Li-Yang Chen, and Chih-Chi Weng, “Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies,” IEEE J. Solid-State Circuits, vol. 50, no. 9, pp. 2061–2072, Sep. 2015 (EI,SCI)
[36] Huaide Wang, and Jri Lee, “A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 909–920, Apr. 2010 (EI,SCI)
[37] Cecilia Gimeno Gasca, Santiago Celma Pueyo, and Concepcion Aldea Chagoyen, CMOS Continuous-Time Adaptive Equalizers for High-Speed Serial Links. Springer, 2015
[38] Simon O. Haykin, Adaptive Filter Therory (5th Edition). Prentice Hall, 2002
[39] Jong-Sang Choi, Moon-Sang Hwang, and Deog-Kyoon Jeong, “A 0.18-μm CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method,” IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 419–425, Mar. 2004 (EI,SCI)
[40] Jri Lee, “A 20-Gb/s Adaptive Equalizer in 0.13-μm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2058–2066, Sep. 2006 (EI,SCI)
[41] Chih-Fan Liao, and Shen-Iuan Liu, “A 40 Gb/s Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery,” IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2492–2502, Nov. 2008 (EI,SCI)
[42] 李曼茹, “具可關閉數位控制式自我斜率偵測機制之低功率適應性等化器,” 碩士論文, 國立中央大學, 2015.
[43] J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock and data recovery circuits,” IEEE J. Solid-State Circuits, Express Briefs, vol. 39, no. 9, pp. 1571–1580, Sep. 2004.
[44] Kang-Sub Kwak, and Oh-Kyong Kwon,“Power-Reduction Trhnique Using a Single Edge-Tracking Clock for Multiphase Clock and Data Recovery Circuit ,”IEEE Trans. Circuits Syst. II, Express Briefs , vol. 61 , no. 4 , pp. 239-243 , Apr. 2014 (EI,SCI)
[45] Guanghua Shu, Saurabh Saxena, Woo-Seok Choi, Mrunmay Talegaonkar, Rajesh Inti, Amr Elshazly, BrianYoung, and Pavan Kumar Hanumolu,“A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop ,”IEEE J. Solid-State Circuits , vol. 49 , no. 4 , pp. 1036-1047 , Apr. 2014 (EI,SCI)
[46] Young-Ho Kwak, Yongtae Kim, Sewook Hwang, and Chulwoo Kim,“A 20 Gb/s Clock and Data Recovery With a Ping-Pong Delay Line for Unlimited Phase Shifting in 65 nm CMOS Process ,”IEEE Trans. Circuits Syst. I, Reg. Papers , vol. 60 , no. 2 , pp. 303 - 313 , Feb. 2013 (EI,SCI)
[47] Fan-Ta Chen, Min-Sheng Kao, Yu-Hao Hsu, Jen-MingWu, Ching-Te Chiu, Shawn S. H. Hsu, and Mau-Chung Frank Chang,“A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector ,”IEEE Trans. Circuits Syst. I, Reg. Papers , vol. 61 , no. 11 , pp. 3278 - 3287 , Nov. 2014 (EI,SCI)
[48] Junyoung Song, Inhwa Jung, Minyoung Song, Young-Ho Kwak, Sewook Hwang, and Chulwoo Kim,“A 1.62 Gb/s–2.7 Gb/s Referenceless Transceiver for DisplayPort v1.1a With Weighted Phase and Frequency Detection ,”IEEE Trans. Circuits Syst. I, Reg. Papers , vol. 60 , no. 2 , pp. 268 - 278 , Feb. 2013 (EI,SCI)
[49] Dongmyung Lee, Jungwon Han, Gunhee Han, and Sung Min Park,“An 8.5 Gb/s Fully Integrated CMOS Optoelectronic Receiver Using Slope-Detection Adaptive Equalizer ,”IEEE J. Solid-State Circuits , vol. 45 , no. 12 , pp. 2861-2873 , Dec. 2010 (EI,SCI)
[50] Srikanth Gondi, and Behzad Razavi,“Equalization and Clock and Data Recovery Techniques for 10- Gb/s CMOS Serial-Link Receivers ,”IEEE J. Solid-State Circuits , vol. 42 , no. 9 , pp. 1999-2011 , Sep. 2007 (EI,SCI)
[51] Junyoung Song, Sewook Hwang, Hyun-Woo Lee, and Chulwoo Kim,“A 7.5 Gb/s Referenceless Transceiver With Adaptive Equalization and Bandwidth-Shifting Technique for Ultrahigh-Definition Television in a 0.13-μm CMOS Process ,” IEEE Trans. Circuits Syst. II, Express Briefs , vol. 61 , no. 11 , pp. 865 - 869 , Nov. 2014 (EI,SCI)
[52] Haiqi Liu, Yanbo Wang, Changxi Xu, Xinqing Chen, Lei Lin, Yue Yu, WeiWang, Amit Majumder, Gene Chui, Dave Brown, and Al Fang,“A 5-Gb/s Serial-Link Redriver With Adaptive Equalizer and Transmitter Swing Enhancement ,”IEEE Trans. Circuits Syst. I, Reg. Papers , vol. 61 , no. 4 , pp. 1001 - 1011 , Apr. 2014 (EI,SCI)
[53] Wang-Soo Kim, Chang-Kyung Seong, and Woo-Young Choi,“A 5.4-Gbit/s Adaptive Continuous-Time Linear Equalizer Using Asynchronous Undersampling Histograms ,” IEEE Trans. Circuits Syst. II, Express Briefs , vol. 59 , no. 9 , pp. 553 - 557 , Sep. 2012 (EI,SCI)
[54] 洪政亮, “高速有線傳輸系統之時脈產生器關鍵技術,” 碩士論文, 國立中央大學, 2014.
[55] 陳廷宗, “具自適應增益調整之時脈與資料回復電路,” 碩士論文, 國立中央大學, 2014.
[56] 吳彥學, “應用於PCI Express Generation II之5-Gb/s無電感式類比等化器的式計與實現,” 碩士論文, 國立中央大學, 2009.
[57] 姜柏阡, “基於無限相位循環補償技術延遲鎖相迴路之6 Gbps時脈與資料回復電路,” 碩士論文, 國立中央大學, 2012.
[58] 蔡玉章, “應用於有線傳送接收機之可適應性等化器與時脈同步電路的設計與實現,” 碩士論文, 國立中央大學, 2010. |