參考文獻 |
參考文獻
[1] 黃映祥, “具高速相位選擇器之六十億赫茲全數位式展頻時脈產生器,” 碩士論文, 國立中央大學, 2013.
[2] 張毓玲, “使用電流級距控制器以達到寬操作頻率範圍之數位式鎖相迴路,” 碩士論文, 國立中央大學, 2010.
[3] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005.
[4] A. Hajimiri, T.-H. Lee, THE DESIGN OF LOW NOISE OSCILLATORS, KLUWER ACADEMIC PUBLISHERS, 1999.
[5] 劉深淵,楊清淵, 鎖相迴路, 滄海書局, 2006.
[6] 王威仁, “具混亂時序注入機制之全數位高除數次諧波注入鎖定式鎖相迴路,” 碩士論文, 國立中央大學, 2015.
[7] J. Lee, and H.-D. Wang, “Study of Subharmonically Injection-Locked PLLs,” IEEE J. Solid-State Circuit, vol. 44, no. 5, pp. 1539-1553, May 2009.
[8] Y.-C. Huang, and S.-I. Liu, “A 2.4-GHz subharmonically injection-locked PLL with self-calibrated injection timing,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 417-428, Feb. 2013.
[9] C.-F. Liang, and K.-J. Hsiao, “An injection-locked ring PLL with self-aligned injection window,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 90-92, Feb. 2011.
[10] A. Musa, W. Deng, T. Siriburanon, M. Miyahara, K. Okada, and A. Matsuzawa, “A Compact, Low-Power and Low-Jitter Dual-loop Injection Locked PLL Using All-Digital PVT calibration,” IEEE J. Solid-State Circuit, vol. 49, no. 1, pp. 50-60, Jan. 2014.
[11] F.-R. Liao, and S.-S. Lu, “A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 4, pp. 1086-1096, Apr. 2012.
[12] I-T. Lee, K.-H. Zeng, and S.-I. Liu, “A 4.8-GHz Dividerless Subharmonically Injection-Locked All-Digital PLL With a FOM of -252.5 dB,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 60, no. 9, pp. 547-551, Dec. 2012.
[13] A. Elkholy, M. Yalegaonkar, T. Anand, and P.-K. Hanumolu, “Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers,” IEEE J. Solid-State Circuit, vol. 50, no. 12, pp. 3160-3174, Dec. 2015
[14] H.-Y. Chang, Y.-L. Yeh, Y.-C. Liu, and M.-H. Li, “A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Teshnology,” IEEE Trans. Microw. Theory Techn., vol. 62, no. 3, pp. 543-555, Mar. 2014.
[15] I-T. Lee, Y.-J. Chen, S.-I. Liu, C.-P. Jou, F.-L. Hsueh, and H.-H. Hsieh, “A Divider-Less Sub-Harmonically Injection-Locked PLL with Self-Adjusted Injection Timing,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2011, pp. 414-415.
[16] S. Ye, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with VCO realignment to reduce phase noise,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1795-1803, Dec. 2002.
[17] 涂祐豪, “具寬頻操作與自我相位校正之延遲鎖定迴路與頻率倍頻器,” 碩士論文, 國立中央大學, 2010.
[18] C.-L. Wei, T.-K. Kuan, and S.-I. Liu, “A Subharmonically Injection-Locked PLL With Calibrated Injection Pulsewidth,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 62, no. 6, pp. 548-552, Jun. 2015.
[19] J.-C. Chien, P. Upadhyaya, H.Jung, S. Chen, W. Fang, A.-M. Niknejad, J. Savoj, and K. Chang, “A Pulse-Position-Modulation Phase-Noise-Reduction Technique for a 2-to-16GHz Injection-Locked Ring Oscillator in 20nm CMOS,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2014, pp. 52-53.
[20] V. Kratyuk, P.-K. Hanumolu, U.-K. Moon, and K. Mayaram, “A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 54, no. 3, pp. 247-251, Mar. 2007.
[21] D. Dunwell, and A.-C. Carusone, “Modeling Oscillator Injection Locking Using the Phase Domain Response,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 60, no. 11, pp. 2823-2833, Nov. 2013.
[22] B.-M. Helal, C.-M. Hsu, K. Johnson, and M. H. Perrott, “A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection- Locked Oscillator With a Highly-Digital Tuning Loop,” IEEE J. Solid-State Circuit, vol. 44, no. 5, pp. 1391-1400, May 2009.
[23] B. Razavi, “A Study of Phase Noise in CMOS Oscillator,” IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 331-343, Dec. 2002.
[24] P.-C. Maulikm, and D.-A. Mercer, “A DLL-Based Programmable Clock Multiplier in 0.18 um CMOS with -70dBc Reference Spur,” IEEE J. Solid-State Circuit, vol. 42, no. 8, pp. 1642-1648, Aug. 2007.
[25] M.-M. Izad, and C.-H. Heng, “A Pulse Shaping Technique for Spur Suppression in Injection-Locked Synthesizers,” IEEE J. Solid-State Circuit, vol. 47, no. 3, pp. 652-664, Mar. 2012.
[26] Y. Lee, Mina Kim, T. Seong, and J. Choi, “A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for ΔΣ PLLs,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 62, no. 3, pp. 635-644, Mar. 2015.
[27] B. Razavi, Design of Analog CMOS Integrated Circuit, New York, McGraw-Hill, 2001.
[28] D.-S. Kim, H.-S. Song, T.-H. Kim, S.-W. Kim, and D.-K. Jeong, “A 0.3–1.4 GHz All-Digital Fractional-N PLL With Adaptive Loop Gain Controller,” IEEE J. Solid-State Circuit, vol. 45, no. 11, pp. 2300–2311, Nov. 2010.
[29] W. Deng, D.Yang, T. Ueno, T. Siriburanon, S. Kondo, K. Okada, and A. Matsuzawa, “A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique,” IEEE J. Solid-State Circuit, vol. 50, no. 1, pp. 68-80, Jan. 2015.
[30] D. Park, and S. Cho, “A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 um CMOS,” IEEE J. Solid-State Circuit, vol. 12, no. 12, pp. 2989-2998, Dec. 2012. |