| 摘要(英) |
With the increment of average age of people, various bio-medical wearable devices have been launched, especially for the elders. Therefore, how to reduce the power consumption and area to achieve the portability as well as the long battery life-time requirements are demands of this thesis.
This thesis consists of three parts, the first part designs a continuous-time delta-sigma modulator (CTDSM) for bio-medical application to ease the requirements of hardware rather than discrete-time DSM using an OPA to achieve the second-order integration. Besides, the current-reusing technique is used to maintain flicker noise and thermal noise to lower level and to keep low power consumption.
In the second part, a bandgap voltage reference (BGR) is introduced to meet low-noise and low supply voltage requirements. It can provide a stale voltage reference without the variation of temperature for feedback reference of DSM and other sub-circuits.
Third, the drawback of a CTDSM is the dependence on the variation of environment temperature and process. Therefore, the RC Time-Constant Calibration method is proposed for detecting and compensating the variation of RC time-constant. Finally, by introducing a decimation, we integrate all sub-circuits to a complete continuous-time delta-sigma ADC.
Designs in this thesis are fabricated in the UMC 0.18 μm 1P6M CMOS process. In order to pursue low-power consumption, the supply voltage is all set up as low as 1.2 V. First, the measurement of CTDSM achieves 78.42 dB SNDR, 12.73 bits ENOB, and power consumption 15.97 μW at 10 kHz signal bandwidth with X128 OSR, 0.6 Vp-p amplitude and chip area is 0.67mm*0.56mm, including PAD and seal-ring. Second, BGR generates a stable 0.6 V voltage reference which is tunable with flicker and thermal noise 0.496nV^2/(0.1~10 kHz) in the bandwidth for 17.3 μW. Finally, the simulation of the complete CT delta-sigma ADC achieves 81.31 dB SNDR, 13.21 bits ENOB, and power consumption 71.82 μW, including CTDSM, BGR, RC Time-Constant Calibration and buffers. The whole chip area is 1.74mm*1.11mm, including PAD and seal-ring.
|
| 參考文獻 |
[1] J. G. Webster, “Medical Instrumentation Application and Design,” Canada: John
Wiley & Sons., 1998.
[2] D. A. Johns and K. Martin, “Analog CMOS integrated Circuit Design”, John Wiley & Sons, Inc., 1997.
[3] 楊仁傑 , “適用於生理訊號檢測之低功耗連續時間三角積分調變器”, 國立中央
大學電機工程學系碩士論文, 民國105 年.
[4] ?建宇 , “應用於偵測生醫訊號的可調增益低雜訊放大器暨逐漸趨近式類比數位
轉換器之低耗能類比前端設計”, 國立中央大學電機工程學系碩士論文, 民國105
年.
[5] 黃昶暘 , “應用於生醫訊號具RC 時間常數校正機制之低功率連續時間三角積分
類比數位轉換器”, 國立中央大學電機工程學系碩士論文, 民國103 年.
[6] M. Ortmanns, F. Gerfers, “Continuous-Time Sigma-Delta A/D Conversion”,
Fundamentals, Performance Limits and Robust Implementations
[7] R. R. Harrison and C. Charles, “A low-power low-noise CMOS amplifier for neural
recording applications,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958–65, Jun.
2003.
[8] http://www.ece.utah.edu/~harrison/ece5720/Subthreshold.pdf
[9] J. Roh, S. Byun, Y. Choi, H. Roh, Y. G. Kim, J. K. Kwon, “A 0.9-V 60-W 1-Bit
Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range”, IEEE Journal of
Solid-State Circuits, Vol. 43, No. 2, February 2008.
[10] C. H. Kuo, D. Y. Shi, K. S. Chang, “A Low-Voltage Fourth-Order Cascade Delta–
Sigma Modulator in 0.18-m CMOS”, IEEE Transactions on Circuits And Systems—
I: Regular Papers, Vol. 57, No. 9, September 2010.
[11] Guo-Ming Sung, Chih-Ping Yu, Tsai-Wang Hung, Hsiang-Yuan Hsieh, “Mixed-Mode
Chip Implementation of Digital Space SVPWM With Simplified-CPU and 12-Bit 2.56
Ms/s Switched-Current Delta-Sigma ADC in Motor Drive”, IEEE TRANSACTIONS
ON POWER ELECTRONICS, VOL. 27, NO. 2, FEBRUARY 2012.
[12] J. Garcia, S. Rodriguez, A. Rusu, “A Low-Power CT Incremental 3rd Order ADC for
Biosensor Applications”, IEEE Transactions on Circuits And Systems—I: Regular
Papers, Vol. 60, No. 1, January 2013.
[13] Younghyun Yoon, Quanzhen Duan, Jaejin Yeo, Jeongjin Roh, Jongjin Kim, Dongwook
Kim, “A Delta–Sigma Modulator for Low-Power Analog Front Ends in Biomedical
Instrumentation”,IEEE TRANSACTIONS ON INSTRUMENTATION AND
MEASUREMENT, 2016.
[14] Yoon Hwee Leow, Howard Tang, Zhuo Chao Sun, Liter Siek, “A 1 V 103 dB 3rd-Order
Audio Continuous-Time ADC With Enhanced Noise Shaping in 65 nm CMOS”, IEEE
Journal of Solid-State Circuits, Vol. 51, No. 11, November 2016.
[15] Behzad Razavi, “類比CMOS積體電路設計”修訂版
[16] Muhammad M. El Kholy, “Low Noise Low Voltage Sub Bandgap Reference Voltage
with PTAT Current Generator”, IEEE Conference, 2009.
[17] 林弘益, “應用於生醫訊號之低功率數位降頻濾波器”, 國立中央大學電機工程學
系碩士論文, 民國101 年.
[18] Ka Nang Leung et al, “A Sub-1-V 15-ppm/ C CMOS Bandgap Voltage Reference
without Requiring Low Threshold Voltage Device”, IEEE J. Solid-State Circuits, vol. 37, No4, pp. 526–530, Jan 2002.
[19] Andrea Boni , “Op-Amps and Startup Circuits for CMOS Bandgap References With
Near 1-V Supply”, IEEE J. Solid-State Circuits, vol. 37, No10, pp. 1339–1343, Oct 2002.
[20] J. Doyle, Young J. Lee et al., “A CMOS Subbandgap Reference Circuit With 1-V
Power Supply Voltage”, IEEE J. Solid-State Circuits, vol. 39, pp. 252–255, Jan 2004.
[21] R. T. Perry et al, “A 1.4 V Supply CMOS Fractional Bandgap Reference”, IEEE J.
Solid-State Circuits, vol. 42, No10, pp. 2180–2, Oct 2007.
|
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit