參考文獻 |
[1] A. Rofougaran, J. Rael, M. Rofougaran and A. Abidi, “A 900 MHz CMOS LC-oscillator with quadrature outputs,” IEEE J. Solid-State Circuits, Feb. 1996, pp. 392 – 393.
[2] P. Andreani, A. Bonfanti, L. Romano and C. Samori, “Analysis and design of a 1.8-GHz CMOS LC quadrature VCO,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1737-1747, Dec 2002.
[3] H.-R Kim, C.-Y Cha, S.-M Oh, M.-S Yang and S.-G Lee, “A very low-power quadrature VCO with back-gate coupling,” IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 952-955, June 2004.
[4] Y. C. Lo and J. S.-Martinez, “A 5-GHz CMOS LC quadrature VCO with dynamic current-clipping coupling to improve phase noise and phase accuracy,” IEEE Trans. Microw. Theory Tech., vol. 61, no. 7, pp. 2632-2640, July 2013.
[5] C.-H. Lin, and H.-Y. Chang, “A low-phase-noise CMOS quadrature voltage-controlled oscillator with self-injeciton-coupled technique,” IEEE Trans. Circuit and Syst. II, v ol. 59, pp. 623-627, Feb. 2012.
[6] S. Li, I. Kipnis and M. Ismail, “A 10-GHz CMOS quadrature LC-VCO for multirate optical applications,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1626-1634, Oct. 2003.
[7] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb 1998.
[8] E. Hegazi, H. Sjoland and A. A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec 2001.
[9] D. Murphy, H. Darabi and H. Wu, “A VCO with implicit common-mode resonance,” IEEE ISSCC Dig. Tech. Papers , Feb. 2015, pp. 442–443.
[10] H. Kim, S. Ryu, Y. Chung, J. Choi and B. Kim, “A low phase-noise CMOS VCO with harmonic tuned LC tank,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 7, pp. 2917-2924, July 2006.
[11] H. Moon and I. Nam, “1.3 V low close-in phase noise NMOS LC-VCO with parallel PMOS transistors,” Electron. Lett., vol. 44, no. 11, pp. 676-678, May 22 2008.
[12] C. Y. Jeong and C. Yoo, “5-GHz low-phase noise CMOS quadrature VCO,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 11, pp. 609-611, Nov. 2006.
[13] Y. W. Ou, Y. C. Chang, S. G. Lin, D. C. Chang and H. K. Chiou, “Full-span error calibration method for on-chip quadrature accuracy measurement,” IEEE Int. Instrum. Meas. Technol. Conf. (I2MTC), May. 2015, pp. 1194-1197.
[14] Y.-C. Chang, Y.-C. Chiu, S.-G. Lin, Y.-Z. Juang and H.-K. Chiou, “High phase accuracy on-wafer measurement for quadrature voltage-controlled oscillator,” in Proc. EuMC , Oct. 2007, pp. 340–343.
[15] K. W. Cheng and Y. R. Tseng, “5 GHz CMOS quadrature VCO using trifilar-transformer-coupling technology,” IEEE Microw. Wireless Compon. Lett., vol. 26, no. 9, pp. 717-719, Sept. 2016.
[16] Y. Huo, X. Dong and P. Lu, “A LC quadrature VCO with wide tuning range for TRPC-UWB application in 0.13-µm CMOS,” in Proc. 12th IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT), Oct. 2014, pp. 1-3.
[17] J. W. Wu, H. H. Wu, K. C. Hsu and C. C. Chen, “A back-gate coupling quadrature voltage-control oscillator embedded with self body-bias schema,” IEEE Microw. Wireless Compon. Lett., vol. 23, no. 3, pp. 146-148, March 2013.
[18] H. H. Lai, I. S. Shen and C. F. Jou, “Colpitts current-reused QVCO based on capacitor coupling,” in Proc. Asia-Pacific Microwave Conf., pp. 1638-1641, Dec. 2011.
[19] H. Y. Chang and Y. T. Chiu, “K-band CMOS differential and quadrature voltage-controlled oscillators for low phase-noise and low-power applications,” IEEE Trans. Microw. Theory Tech., vol. 60, no. 1, pp. 46-59, Jan. 2012.
[20] U. Singh, M. M. Green, “Dynamics of high-frequency CMOS dividers,” IEEE Int. Circuits and Systems Symp , 2002, pp. 421-424.
[21] S. Wang and C. Y. Xiao, “A 7/24-GHz CMOS VCO with high band ratio using a current-source switching topology,” IEEE Trans. Ultra son. Ferroelectr. Freq. Control, vol. 63, no. 5, pp. 790-795, May 2016.
[22] S. L. Liu, K. H. Chen and A. Chin, "A dual-resonant mode 10/22-GHz VCO with a novel inductive switching approach," IEEE Trans. Microw. Theory Tech., vol. 60, no. 7, pp. 2165-2177, July 2012.
[23] S. Rong and H. C. Luong, “Analysis and design of transformer-based dual-band VCO for software-defined radios,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 3, pp. 449-462, March 2012.
[24] S. J. Yun, H. D. Lee, K. D. Kim, S. G. Lee and J. K. Kwon, “A wide-tuning dual-band transformer-based complementary VCO,” IEEE Microw. Wireless Compon. Lett., vol. 20, no. 6, pp. 340-342, June 2010.
[25] H. Zheng and H. C. Luong, “A double-balanced quadrature-input quadrature-output regenerative frequency divider for UWB synthesizer applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 9, pp. 2944-2951, Oct. 2008.
[26] S. Ma, J. Jiang, G. Zhou, N. Li, F. Ye and J. Ren, “A 50MHz–812MHz, 700mW low-power PLL with a constant KVCO ring oscillator,” Proc. of 12 th Int. Conf. on Solid State and Integrated Circuit Technology (SSICT 2014), Oct 2014, pp. 1–3.
[27] J. Li, N. Ning, Y. Hu and K. Wu, “A low-jitter low-area PLL with process-independent bandwidth,” In 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2012 , pp. 1- 3.
[28] H. Notani, H. Kondoh and Y. Matsuda, “A 622-MHz CMOS phase-locked loop with precharge-type phase frequency detector,” 1994 IEEE Symposium on VLSI circuits. Digest of Technical Papers, pp. 129-130, June 1994.
[29] D. K. Jeong, G. Borriello, D. A. Hodges and R. H. Katz, “Design of PLL-based clock generation circuits,” IEEE J. Solid-State Circuits, vol. 22, no. 2, pp. 255-261, Apr 1987.
[30] Y. W. Chen, Y. H. Yu and Y. J. E. Chen, "A 0.18-μm CMOS dual-band frequency synthesizer with spur reduction calibration," IEEE Microw. Wireless Compon. Lett., vol. 23, no. 10, pp. 551-553, Oct. 2013.
[31] K.-H. Cheng, K.-W. Hong, C.-F. Hsu, and B.-Q. Jiang, “An all-digital clock synchronization buffer with one cycle dynamic synchronizing,” IEEE Trans. Very Large Scale Integr. Syst. , vol. 20, no. 10, pp. 1818- 1827, Oct. 2012.
[32] X. Gao, E. Klumperink, P. Geraedts, and B. Nauta, “Jitter analysis and a benchmarking figure-of-merit for phase-locked loops,” IEEE Trans. Circuits Syst. II, Exp. Briefs , vol. 56, no. 2, pp. 117–121, Feb. 2009.
[33] A. Fahim, “A compact, low-power low-jitter digital PLL,” in Proc. European Solid-State Circuits Conf. (ESSCIRC) , Sep. 2003, pp. 101–104.
[34] X. Gao, E. A. M. Klumperink, M. Bohsali and B. Nauta, “A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N2,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3253-3263, Dec. 2009.
[35] S. Min, T. Copani, S. Kiaei and B. Bakkaloglu, “A 90-nm CMOS 5-GHz ring-oscillator PLL With delay-discriminator-based active phase-noise cancellation," IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1151-1160, May 2013.
[36] W. S. Chang, P. C. Huang and T. C. Lee, “A fractional-N divider-less phase-locked loop with a subsampling phase detector,” IEEE J. Solid-State Circuits, vol. 49, no. 12, pp. 2964-2975, Dec. 2014.
[37] C.-C. Li et al., “A 0.034mm2, 725fs RMS jitter, 1.8%/V frequency-pushing, 10.8–19.3GHz transformer-based fractional-N all-digital PLL in 10nm FinFET CMOS,” in Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits) , Jun. 2016, pp. 1–2.
[38] Y. H. Tseng, C. W. Yeh and S. I. Liu, “A 2.25–2.7 GHz area-efficient subharmonically injection-locked fractional-N frequency synthesizer with a fast-converging correlation loop,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 4, pp. 811-822, April 2017.
[39] L. Kong and B. Razavi, “A 2.4 GHz 4 mW integer-N inductorless rf synthesizer,” in IEEE J. Solid-State Circuits, vol. 51, no. 3, pp. 626-635, March 2016.
[40] A. Sai, Y. Kobayashi, S. Saigusa, O. Watanabe, et al., “A digitally stabilized type-III PLL using ring VCO with 1.01ps rms integrated jitter in 65nm CMOS,” ISSCC Dig. Tech. Papers , pp. 248-250, Feb. 2012.
[41] Y. C. Huang, C. F. Liang, H. S. Huang and P. Y. Wang, “A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO,” ISSCC Dig. Tech. Papers , pp. 270-271, Feb. 2014.
[42] Y.-L. Yeh, S.-Y. Huang, Y.-E. Shen, and H.-Y. Chang, “A 90 nm CMOS low phase noise sub-harmonically inje ction-locked voltage-controlled oscillator with FLL self-alignment technique,” in IEEE MTT-S Int. Microw. Symp. Dig. , San Francisco, CA, USA, May 2016, pp. 1–4.
[43] C. H. Lee et al., “A 2.7 GHz to 7 GHz fractional-N LC-PLL utilizing multi-metal layer SoC technology in 28 nm CMOS,” IEEE J. Solid-State Circuits, vol. 50, no. 4, pp. 856-866, April 2015.
[44] H. Y. Chang, Y. L. Yeh, Y. C. Liu, M. H. Li and K. Chen, “A low-jitter low-phase-noise 10-GHz sub-harmonically injection-locked PLL with self-aligned DLL in 65-nm CMOS Technology,” IEEE Trans. Microw. Theory Tech., vol. 62, no. 3, pp. 543-555, March 2014.
[45] 戴瑋佑, “CMOS Voltage Controlled Oscillator with Magnetically Coupled Transformer Switch for Dual-band Application and 5 GHz VCO and Divider Integrated Circuit,” 碩士論文,中央大學2015
[46] 曾紹齊, “Implementations on Dual-band CMOS Quadrature Voltage Controlled Oscillator Using 4th Order Resonator, 5 GHz Gm-boosted VCO with Integrated Frequency Divider and X-band Quadrature Phase Locked Loop,” 碩士論文,中央大學2016
[47] 劉深淵,楊清淵,鎖相迴路,滄海書局,民國一百年。 |