應用於類比積體電路中電容陣列的效能評估指標

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：85

、訪客IP：3.16.83.157

姓名

陳星樵(Hsing-Chiao Chen) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

應用於類比積體電路中電容陣列的效能評估指標
(The New Criteria to Evaluate the Performance of the Capacitor Array in the Analog Integrated Circuits)

相關論文

★ E2T-iSEE:應用於事件與情感狀態轉移排程器之編輯	★ “偶”:具情感之球型機器人
★ 陣列區塊電容產生器於製程設計套件之評量	★ 應用於數位家庭整合計畫影像傳輸子系統之設計考量與實現
★ LED 背光模組靜電放電路徑	★ 電阻串連式連續參考值產生器於製程設計套件之評量
★ 短篇故事分類與敘述	★ 延伸考慮製程參數相關性之類比電路階層式變異數分析器
★ 以電子電路觀點對田口式惠斯登電橋模擬實例的再分析	★ 應用於交換電容ΔΣ調變電路之電容排列良率自動化擺置平台
★ 陣列MiM電容的自動化佈局	★ 陣列MiM電容的平衡接點之通道繞線法
★ 氣象資訊達人	★ 嵌入式WHDVI多核心Forth微控制器之設計
★ 應用於電容陣列區塊之維持比值良率的通道繞線法	★ 使用於矽穿孔耦合分析之垂直十字鏈基板結構

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 ( 永不開放)

摘要(中)

類比電路設計，例如類比/數位轉換器(ADC)，其性能取決於精準的電容比值。隨著半導體製程的不斷進步，電容比值的精確度受到製程變動的影響越來越嚴重。現今的電路設計工程師，多採取將單一顆大電容切割成多顆單位電容，然後並聯所有單位電容，組成陣列，來抑制製程變異造成的不匹配影響。因此，如何妥善處理單位電容陣列成為自動化佈局中很重要的課題。
現今存在數種單位電容擺放和電容佈局的方法，因此如何評斷不同的陣列和演算法的優劣成為一種很重要的議題。過去的文獻中常使用的是評估方法為總相關係數L (Overall Correlation Coefficient)，最大不匹配程度比率M (Maximum Ratio Mismatch)以及積分非線性INL(Integral Linearity)。為了使類比電路的佈局設計效果更佳，更有效率，因此需要一套更有系統的評估指標。本論文提出一種量化不匹配程度的新的評估指標，從相關係數的角度出發，利用元件的空間相關特性，考慮電路運作原理，並且採用製程能力指標的統計分析方法，來評估電容陣列的擺放的好壞。不僅能模擬兩組電容陣列，也適用於ADC電路中，多組電容陣列的連比。針對過去文獻中所出現的陣列的方法，進行分析，透過吾人的方法能找到電容陣列擺放方法中的最佳解，以供電路設計者來參考。

摘要(英)

The analog circuits, such as Analog-to-Digital Converter, the yield depends on the accurate capacitance ratio. As the evolution of semiconductor technology, process variations caused the huge mismatch of the capacitance ratio. The IC designers choose to make several Unit Capacitances parallel to alleviating the process variation problem. Therefore, how to deal with those pairs of unit capacitances array became an important issue in nano-technology.
There are three main methods to evaluate the performances of capacitors placements. The first is Overall Correlation Coefficient, the second is the Maximum Ratio Mismatch. The last one is the integral linearity. In order to promote the layout circuit more effectively, we proposed a new criteria to evaluate multiple capacitors array′s placements. Including the spatial correlation and statistical analysis method to determine the placements’ performances. Consider the mismatch effects, after comparing the some references, we can also find which placement could make the ADC circuit operate much more precisely.

關鍵字(中)

★ 電容陣列
★ 不匹配
★ 製程能力指標

關鍵字(英)

★ Capacitor array
★ Mismatch
★ Process Capability Index

論文目次

摘要 i
Abstract ii
誌謝 iii
目錄 iv
圖目錄 vi
表目錄 vii
Chapter 1. 緒論 1
1.1 背景與動機 1
1.2 論文組織 3
Chapter 2. 電容陣列的擺放法則 4
2.1 共質心(Common-Centroid) 4
2.2 空間相關性(Spatial Correlation) 7
2.2.1 相關性(Correlation)與元件不匹配(Mismatch) 12
2.2.2 電容比值的變異數與分散性 13
2.3 相關係數矩陣 15
2.3.1 一維排列 15
2.3.2 二維排列 18
Chapter 3. 電容陣列的評估指標 20
3.1 製程能力分析 20
3.2 製程能力指標的計算 21
Chapter 4. 實驗結果與分析 24
4.1 單一對電容的分析 24
4.2 多組電容的分析 27
4.2.1 ADC 4-bit 電容陣列 28
4.2.2 ADC 6-bit 電容陣列 29
4.2.3 ADC 7-bit 電容陣列 32
4.2.4 ADC 8-bit 電容陣列 34
4.2.5 ADC 9-bit 電容陣列 37
Chapter 5. 結論 40
參考文獻 41

參考文獻

[1] P. W. Luo, J. E. Chen, C. L. Wey, L. C. Cheng, J. J. Chen and W. C.Wu,“Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 2097-2101, Nov.2008..
[2] L. Zhang, R. Raut, Y. Jiang, and U. Kleine. “Placement algorithminanalog-layout designs,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp.1889–1903, Oct.2006.
[3] X. Jinjun, V. Zolotov, and H. Lei, “Robust Extraction of Spatial Correlation,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 193-202, Apr.2007..
[4] M. J. McNutt, S. LeMarquis, and J. L. Dunkley, “Systematic Capacitance Matching Errors and Corrective Layout Procedures,” IEEE Journal Solid-State Circuits, pp. 611-616, May1994.
[5] C. S. G. Conroy, W. A. Lane, and M. A. Moran, “Statistical Design Techniques for D/A Converters,” IEEE Journal of Solid-State Circuits, pp. 1118-1128, Aug1989.
[6] D. Khalil and M. Dessouky. “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio,” Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 576-580, Mar. 2002.
[7] P. W. Luo, J. E. Chen, C. L. Wey, “Design Methodology for Yeild Enhancement of Switch-Capacitor Analog Integrated Circuits” IEICE Trans. Fundamentals, Vol. E94-A, No.1, Jan.2011.
[8] P. W. Luo, J. E. Chen, C. L. Wey, “Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No.2, pp. 313-318, Feb.2010.
[9] D. Sayed and M. Dessouky, “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio,” IEEE Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, Mar.2002.
[10] C.W. Lin, J.M. Lin , Y.C. Chiu, C.P. Huang, and S.J. Chang, “Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol 31, pp. 1789-1802, Dec.2012.
[11] Y. Li, “Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 9, pp. 1277-1287, 2014.
[12] Mark P.H. Lin, Vincent W.H. Hsiao, and C.Y. Lin, “Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC”, IEEE ACM/EDAC/IEEE Design Automation Conference.pp.1-6, Jun. 2014.
[13] C.F. T. Soares and A. Petraglia “Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. Vol. 34, pp.1691-1695, Oct. 2015.
[14] C.C. Huang, C.L. Wey, J.E. Chen, P.W. Luo, “Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs”, ACM Trans. on Design Automation of Electronic Systems. Vol.21. No.15. May 2015.
[15] F. Burecea, H. Habal, H.E.Graeb “A New Chessboard Placement and Sizing Method for Capacitors in a Charge-Scaling DAC by Worst-Case Analysis of Nonlinearity”, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. vol. 35, no. 9, pp. 1397-1410, Sept. 2016.
[16] C.C. Huang, J.E.Chen, “PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays ,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 1, pp. 134-145. Jan. 2017.
[17] 製程能力分析指導綱要(2002)，經濟部標準檢驗局。
[18] Process Capability Indices (1993), Kotz, S. and Johnson, N.,Chapman and Hall.
[19] 品質管理，楊素芬，2nd ，華泰書局，2006。
[20] 王瑜薪，”應用於電容陣列區塊之維持良率的二冪次分割及權重優先序擺置法” ，國立中央大學電機工程學系碩士論文，2013。
[21] 黃志偉，” 應用於電容陣列區塊之維持良率的皇后比例切割法”，國立中央大學電機工程學系碩士論文，2013。
[22] 王俞鈞，“編織演算法應用於自動化產生ADC實體電容陣列”，國立中央大學電機工程學系碩士論文，2016。
[23] 吳凱勛，”應用於類比積體電路中的電容陣列區塊之系統變異分析”，國立中央大學電機工程學系碩士論文，2016。
[24] 楊志嘉，”陣列區塊排列之比率不匹配的性能指標”，國立中央大學電機工程學系碩士論文，2017。

指導教授

陳竹一(Jwu-E Chen)

審核日期

2018-7-6

推文