參考文獻 |
[1] International Roadmap for Devices and Systems (IRDS), 2016. [https://irds.ieee.org/]
[2] S. Monfray et al., "Localized SOI technology: an innovative Low Cost self-aligned process for Ultra Thin Si-film on thin BOX integration for Low Power applications," 2007 IEEE International Electron Devices Meeting, 2007, pp. 693-696.
[3] T. Ohtou, N. Sugii and T. Hiramoto, "Impact of Parameter Variations and Random Dopant Fluctuations on Short-Channel Fully Depleted SOI MOSFETs With Extremely Thin BOX," in IEEE Electron Device Letters, vol. 28, no. 8, pp. 740-742, Aug. 2007.
[4] Y. Morita et al., "Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate," 2008 Symposium on VLSI Technology, 2008, pp. 166-167.
[5] Q. Liu et al., "Impact of back bias on ultra-thin body and BOX (UTBB) devices," 2011 Symposium on VLSI Technology - Digest of Technical Papers, 2011, pp. 160-161.
[6] C. C. Wu et al., "High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme," 2010 International Electron Devices Meeting, 2010, pp. 27.1.1-27.1.4.
[7] T. Yamashita et al., "Sub-25nm FinFET with advanced fin formation and short channel effect engineering," 2011 Symposium on VLSI Technology - Digest of Technical Papers, 2011, pp. 14-15.
[8] J. Valasek, "Piezo-Electric and Allied Phenomena in Rochelle Salt," Physical Review, vol. 17, pp. 475, 1921.
[9] J. Muller et al., "Ferroelectricity in HfO2 enables nonvolatile data storage in 28 nm HKMG," 2012 Symposium on VLSI Technology - Digest of Technical Papers, 2012, pp. 25-26.
[10] H. Mulaosmanovic et al., "Evidence of single domain switching in hafnium oxide based FeFETs: Enabler for multi-level FeFET memory cells," 2015 IEEE International Electron Devices Meeting, 2015, pp. 26.8.1-26.8.3.
[11] S. Dunkel et al., "A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond," 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 19.7.1-19.7.4.
[12] S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," Nano Lett., vol. 8, no. 2, pp. 405–410, 2008.
[13] C. W. Yeung, A. I. Khan, A. Sarker, S. Salahuddin and C. Hu, "Low power negative capacitance FETs for future quantum-well body technology," 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), 2013, pp. 1-2.
[14] H. Ota, T. Ikegami, J. Hattori, K. Fukuda, S. Migita and A. Toriumi, "Fully coupled 3-D device simulation of negative capacitance FinFETs for sub 10 nm integration," 2016 IEEE International Electron Devices Meeting, 2016, pp. 12.4.1-12.4.4.
[15] M. H. Lee et al., "Physical thickness 1.x nm ferroelectric HfZrOx negative capacitance FETs," 2016 IEEE International Electron Devices Meeting, 2016, pp. 12.1.1-12.1.4.
[16] Z. Krivokapic et al., "14nm Ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications," 2017 IEEE International Electron Devices Meeting, 2017, pp. 15.1.1-15.1.4.
[17] P. Sharma, J. Zhang, K. Ni and S. Datta, "Time-Resolved Measurement of Negative Capacitance," in IEEE Electron Device Letters, vol. 39, no. 2, pp. 272-275, Feb. 2018.
[18] University of Cambridge,Teaching and learning packages, [https://www.doitpoms.ac.uk/tlplib/ferroelectrics/index.php]
[19] Z. C. Yuan et al., "Switching-Speed Limitations of Ferroelectric Negative-Capacitance FETs," in IEEE Transactions on Electron Devices, vol. 63, no. 10, pp. 4046-4052, Oct. 2016.
[20] K. S. Li et al., "Sub-60mV-swing negative-capacitance FinFET without hysteresis," 2015 IEEE International Electron Devices Meeting, 2015, pp. 22.6.1-22.6.4.
[21] M. H. Lee et al., "Prospects for ferroelectric HfZrOx FETs with experimentally CET=0.98nm, SSfor=42mV/dec, SSrev=28mV/dec, switch-off <0.2V, and hysteresis-free strategies," 2015 IEEE International Electron Devices Meeting, 2015, pp. 22.5.1-22.5.4.
[22] ITRS 2.0, 2015. [http://www.itrs2.net/]
[23] V. P. H. Hu, P. C. Chiu, A. B. Sachid and C. Hu, "Negative capacitance enables FinFET and FDSOI scaling to 2 nm node," 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 23.1.1-23.1.4.
[24] Johannes Muller et al., "Ferroelectricity in Simple Binary ZrO2 and HfO2," Nano Letters, 12 (8), pp 4318-4323, 2012.
[25] J. P. Duarte et al., "Compact models of negative-capacitance FinFETs: Lumped and distributed charge models," 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 30.5.1-30.5.4.
[26] J. Seo, J. Lee and M. Shin, "Analysis of Drain-Induced Barrier Rising in Short-Channel Negative-Capacitance FETs and Its Applications," in IEEE Transactions on Electron Devices, vol. 64, no. 4, pp. 1793-1798, April 2017.
[27] S. Natarajan et al., "A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm2 SRAM cell size," 2014 IEEE International Electron Devices Meeting, 2014, pp. 3.7.1-3.7.3.
[28] P. C. Chiu and V. P. H. Hu, "Analysis of subthreshold swing and internal voltage amplification for hysteresis-free negative capacitance FinFETs," 2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM), 2017, pp. 134-135.
[29] S. Khandelwal, A. I. Khan, J. P. Duarte, A. B. Sachid, S. Salahuddin and C. Hu, "Circuit performance analysis of negative capacitance FinFETs," 2016 IEEE Symposium on VLSI Technology, 2016, pp. 1-2.
[30] V. P. H. Hu, M. L. Fan, P. Su and C. T. Chuang, "Analysis of Ultra-Thin-Body SOI Subthreshold SRAM Considering Line-Edge Roughness, Work Function Variation, and Temperature Sensitivity," in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 3, pp. 335-342, Sept. 2011.
[31] H. P. Lee and P. Su, "Suppressed Fin-LER Induced Variability in Negative Capacitance FinFETs," in IEEE Electron Device Letters, vol. 38, no. 10, pp. 1492-1495, Oct. 2017.
[32] P. C. Chiu and V. P. H. Hu, "Analysis of Negative Capacitance UTB SOI MOSFETs considering Line-Edge Roughness and Work Function Variation," 2018 IEEE Electron Devices Technology and Manufacturing Conference (EDTM), 2018, pp. 13-15.
[33] G. Karbasian et al., "Ferroelectricity in HfO2 thin films as a function of Zr doping," 2017 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), 2017, pp. 1-2.
[34] A. Asenov, S. Kaya and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," in IEEE Transactions on Electron Devices, vol. 50, no. 5, pp. 1254-1260, May 2003.
[35] N. Agrawal, Y. Kimura, R. Arghavani and S. Datta, "Impact of Transistor Architecture (Bulk Planar, Trigate on Bulk, Ultrathin-Body Planar SOI) and Material (Silicon or III–V Semiconductor) on Variation for Logic and SRAM Applications," in IEEE Transactions on Electron Devices, vol. 60, no. 10, pp. 3298-3304, Oct. 2013.
[36] H. F. Dadgour, K. Endo, V. K. De and K. Banerjee, "Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part II: Implications for Process, Device, and Circuit Design," in IEEE Transactions on Electron Devices, vol. 57, no. 10, pp. 2515-2525, Oct. 2010.
[37] K. Ohmori et al., "Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates," 2008 IEEE International Electron Devices Meeting, 2008, pp. 1-4.
[38] C. Auth, "45nm high-k + metal gate strain-enhanced CMOS transistors," 2008 IEEE Custom Integrated Circuits Conference, San Jose, CA, 2008, pp. 379-386.
[39] S. E. Laux, "A Simulation Study of the Switching Times of 22- and 17-nm Gate-Length SOI nFETs on High Mobility Substrates and Si," in IEEE Transactions on Electron Devices, vol. 54, no. 9, pp. 2304-2320, Sept. 2007.
[40] Y. S. Wu, M. L. Fan and P. Su, "Investigation of Switching-Time Variations for Nanoscale MOSFETs Using the Effective-Drive-Current Approach," in IEEE Electron Device Letters, vol. 31, no. 2, pp. 162-164, Feb. 2010.
[41] V. P.-H. Hu and P.-C. Chiu, "Analysis of switching characteristics for negative capacitance ultra-thin-body germanium-on-insulator MOSFETs," in Japanese Journal of Applied Physics, vol. 57, pp. 1-5, 2018. |