摘要(英) |
As the requirements for synthetic aperture radar (SAR) image resolution are get-ting higher and higher, the sampling frequency and output word-length of ADC keep growing. Both result in the increase of output data quantity. However, the data rate of the link channel between satellites and ground stations is limited. Therefore, the huge amounts of data must be compressed. In this paper, a tunable block floating-point quantizer with fractional exponent is designed to compress the SAR signals so as to maintain good quality. Conventional BFPQ uses exponent to cover the wide dy-namic range of input signals. The exponent of the maximum value of each block is shared among the data in the block and then the threshold is used to derive the quantized results. The representative values in each quantization interval are em-ployed to calculate the error. The error component can be divided into quantization error and saturation error. The performance is evaluated by signal to quantization noise ratio. The proposed tunable BFPQ enlarges the thresholds for exponent and fractional exponent judgement, which can balance the quantization error and the saturation error and thus improve system performance, especially for signals of a large block size. The worlength of the fractional exponent can also be reduced. In our system, the input signal by the ADC can be compressed from 14bits to 2, 3, 4, 6 or 8bits output, and the block size can be set as 8, 16 or 32. In the hardware design, only an extra multiplier is incurred to realize the proposed technique. We use the Xilinx Virtex-7 series of FPGA for verification. In order to pursue higher operating frequen-cy, parallel processing and pipeline techniques are adopted. The measured clock fre-quency reaches 200MHz and can support interleaved ADC with sampling frequency 800MHz. The hardware is also implemented in 40nm CMOS process. The clock fre-quency can be driven up to 250MHz and the power consumption is 7.8mW at 1V supply voltage. |
參考文獻 |
[1] R.Kwok, and W.T.K.Johnson, “Block Adaptive Quantization of Magellan SAR Data” in IEEE Transaction on Geoscience and remote sensing, vol. 27, no. 4, pp. 375-383, July 1989.
[2] T. Algra, “Data compression for operational SAR missions using Entropy-Constrained Block Adaptive Quantization”NLR-TP-2002-218
[3] E. L. Christensen, “Block floating point for radar data,” IEEE Transactions on Aerospace and Electronic Systems, vol 35, no. 1, pp. 308-318, Jan. 1999.
[4] I. U. Naftaly, “The Modified BFPQ algorithm,” 7th European Conference on Synthetic Aperture Radar, 2008, pp. 1-4.
[5] “RISAT-2 - EoPortal Directory – Satellite Missions.” RISAT-2 - EoPortal Directo-ry – Satellite Missions. http://directory.eoportal.org/web/eoportal/satellite-missions/r/risat-2
[6] W. Yu, J. Chen, H Sun, and W. Li, “The compression of wireless base station LTE-IR data using adaptive frequency domain floating-point coding,” Interna-tional Conference on Signal Processing (ICSP), 2014, pp. 1703-1708.
[7] P. Y. Tsai, M. Y. Huang, Y. L. Tsai, et al., “Design of a multi-mode block adaptive quantizer for High-Resolution Synthetic Aperture Radar Imaging,” Journal of Signal Processing Systems, 2018. https://doi.org/10.1007/s11265-018-1386-3.
[8] M. Kniola, A. Kawalec, C. Lesnik, and M. Szugajew, “Implementation of Block Adaptive Quantizer as a peripheral module for the FPGA-based SAR system,” in Proc. of The 18th International Radar Symposium 2017, Jun. 2017, pp. 1-4.
[9] T. Misra and A. S. Kirankumar, “RISAT-1: Configuration and performance evaluation,” in Proc. of 2014 XXXIth URSI General Assembly and Scientific Symposium (URSI GASS), 2014, pp. 1-4.
[10] P. Y. Tsai, T. I. Yang, C. H. Lee, L. M. Chen, S. Y. Lee, “ Design of a tunable block floating-point quantizer with fractional exponent,” IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-5, 2019.
|