參考文獻 |
[1] VESA DisplayPort Standard, Version 1, Revision 2, Jan. 2010.
[2] Universal Serial Bus Specification, Revision 3.1, USB-IO, 2013.
[3] Serial ATA International Organization, Serial ATA Revision 3.0, SATA-IO, 2009.
[4] PCI Express® Base Specification, Revision 2.1, PCI-SIG, 2010.
[5] 孫世洋, “以符碼間干擾偵測技術實現自適應等化器之5 Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2016.
[6] Behzad Razavi, Design of Integrated Circuits for Optical Communications. McGraw-Hill: Behzad Razavi, 2003.
[7] A.-X. Widmer, and P.-A. Franaszek, “A DC-balanced, partitioned-block, 8b/10b reansmission code,” IBM J. Res and Develop., vol. 27, pp. 440-451, Sep. 1983.
[8] J. Lee, P.-C. Chiang, et al, “Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies,” IEEE J. Solid-State Circuits, vol. 50, no. 9, pp. 2061–2073, Sep. 2015
[9] S. H. Hall, G. W. Hall, and J. A. McCall, High-speed digital system design-Ahandbook of interconnect theory and design practices, John-Wiley, 1st ed., 2002
[10] Altera Corporation, “Deterministic Jitter (DJ) Definition and Measurement,” 2009.
[11] SHF Communication Technologies AG, “Application Note AN-JITTER-1-Jitter Analysis using SHF 10000 Series Bit Error Rate Testers,” 2005.
[12] Maxim, “Optical receiver performance evaluation”.
[13] K.-H. Cheng, Y.-C. Tsai, Y.-H. Wu, and Y.-F. Lin,“A 5-Gb/s Inductorless CMOS Adaptive Equalizer for PCI Express Generation II Applications ,”IEEE Trans. Circuits Syst. II, Express Briefs , vol. 57 , no. 5 , pp. 324-328 , May. 2010 (EI,SCI)
[14] J.-W. Jung, and B. Razavi, “A 25 Gb/s 5.8 mW CMOS Equalizer,” IEEE J. Solid-State Circuits, vol. 50, no. 2, pp. 515–526, Feb. 2015 (EI,SCI)
[15] J.-S Choi, M.-S Hwang, and D.-K. Jeong, “A 0.18-µm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method,” IEEE J.Solid-State Circuits, vol. 39, no. 3, pp.419-425, Mar. 2004.
[16] C. A. Belfiore and J. John H. Park, “Decision Feedback Equalization,” Proceedings of the IEEE, vol. 67, pp. 1143-1156, Aug. 1979.
[17] J. Proakis, “Digital Communication, McGraw Hill, 2001”.
[18] Y. Hidaka, W. Gai, et al, “A 4-channel 1.25-10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3547-3559, Dec. 2009.
[19] S. Haykin, “Adaptive Filter Theory, Prentice-Hall,” 2004.
[20] 陳俊諺, “以逼零演算法實現無外部校正之單一自適應系統之5 Gbps全速率連續時間線性等化器與決策回授等化器,” 碩士論文, 國立中央大學, 2017.
[21] J. Im, D. Freitas, et al, “A 40-to-56 Gb/s PAM-4 Receiver with Ten-Tap Direct Decision-Feedback Equalization in 16-nm FinFET,” IEEE J. Solid-State Circuits, vol. 52, no. 12, pp. 3486-3502, Dec. 2017.
[22] O. Elhadidy and S. Palermo, “A 10 Gb/s 2-IIR-Tap DFE Receiver with 35 dB Loss Compensation in 65-nm CMOS ,” in Proc. Symp. VLSI Circuits (VLSIC), Jun. 2013, pp. C272–C273.
[23] K.-L. Jackie Wong, E.-H. Chen, and C.-K. Ken Yang, “Edge and Data Adaptive Equalization of Serial-Link Transceivers,” IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2157-2169, Sep. 2008.
[24] Z.-H. Hong, Y.-C. Liu, and W.-Z. Chen, “A 3.12 pJ/bit, 19-27 Gbps Receiver with 2-Tap DFE Embedded Clock and Data Recovery,” IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2625-2634, Nov. 2015.
[25] Shunbin Li, Yingtao Jiang, and Peng Liu, “An Adaptive PAM-4 Analog Equalizer with Boosting-State Detection in the Time Domain,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 25, no. 10, pp. 2907-2916, Oct. 2017.
[26] 許馥淳, “應用在序列傳輸系統之10-Gbps離散時間適應性等化器,” 碩士論文, 國立交通大學, 2009.
[27] Keysight, “M8048A ISI Channels - Data Sheet”.
[28] C.-K. Seong, J. Rhim, and W.-Y. Choi, “A 10-Gb/s Adaptive Look-Ahead Decision Feedback Equalizer with an Eye-Opening Monitor,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 59, no. 4, pp. 209-213, Apr. 2012.
[29] Y. -H Kim, Y. -J Kim, T. -H Lee, and L. -S Kim, “A 11.5 Gb/s 1/4th baud-rate CTLE and two-tap DFE with boosted high frequency gain in 110-nm CMOS,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 23, no. 3, pp. 588–592, Mar. 2015.
[30] Y. Frans, J. Shin, et al, “A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET,” IEEE J. Solid-State Circuits, vol. 52, no. 4, pp. 1101-1110, Apr. 2017.
[31] A. Roshan-Zamir, et al, “A 56-Gb/s PAM4 Receiver with Low-OverheadTechniques for Threshold and Edge-Based DFE FIR- and IIR-Tap Adaptation in 65-nm CMOS,” IEEE J. Solid-State Circuits, vol. 54, no. 3, pp. 672-684, Mar. 2019.
|