參考文獻 |
[1] International Roadmap for Devices and Systems (IRDS), 2016. [https://irds.ieee.org/]
[2] J. Fousek, "Joseph Valasek and the discovery of ferroelectricity," Proceedings of 1994 IEEE International Symposium on Applications of Ferroelectrics, University Park, PA, USA, 1994, pp. 1-5.
[3] S. Salahuddin and S. Dattat, "Use of Negative Capacitance to ProvideVoltage Amplification for Low Power Nanoscale Devices," Nano Letters, vol. 8, No. 2, pp. 405-410, 2008.
[4] V. P. Hu, P. Chiu, A. B. Sachid and C. Hu, "Negative capacitance enables FinFET and FDSOI scaling to 2 nm node," 2017 IEEE InternationalElectron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 23.1.1-23.1.4.
[5] M. Kobayashi and T. Hiramoto, "Device design guideline for steep slope ferroelectric FET using negative capacitance in sub-0.2V operation: Operation speed, material requirement and energy efficiency,"2015 Symposium on VLSI Technology (VLSI Technology), Kyoto, 2015, pp. T212-T213.
[6] C. Lin, A. I. Khan, S. Salahuddin and C. Hu, "Effects of the Variation of Ferroelectric Properties on Negative Capacitance FET Characteristics," in IEEE Transactions on Electron Devices, vol. 63, no. 5, pp. 2197-2199, May 2016.
[7] P.-C. Chiu and V. P.-H. Hu, "Analysis of Negative Capacitance UTB SOI MOSFETs considering Line-Edge Roughness and Work Function Variation," 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM), Kobe, 2018, pp. 13-15.
[8] V. P.-H. Hu, P. Chiu and Y. Lu, "Impact of Work Function Variation, Line-Edge Roughness, and Ferroelectric Properties Variation on negative Capacitance FETs," in IEEE Journal of the Electron Devices Society, vol. 7, pp. 295-302, 2019. doi: 10.1109/JEDS.2019.2897286
[9] T. Dutta, V. Georgiev, and A. Asenov, “Random discrete dopant induced variability in negative capacitance transistors,” 2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), 2018. doi:10.1109/ULIS.2018.8354732
[10] M. Kobayashi, N. Ueyama, K. Jang and T. Hiramoto, "Experimental study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO2," 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2016, pp. 12.3.1-12.3.4.
[11] Y. Li, K. Yao and G. S. Samudra, "Delay and Power Evaluation of Negative Capacitance Ferroelectric MOSFET Based on SPICE Model," in IEEE Transactions on Electron Devices, vol. 64, no. 5, pp. 2403-2408, May 2017.
[12] C. Hu, S. Salahuddin, C. Lin and A. Khan, "0.2V adiabatic NC-FinFET with 0.6mA/μm IONand 0.1nA/μm IOFF," 2015 73rd Annual Device Research Conference (DRC), Columbus, OH, 2015, pp. 39-40.
[13] P.-C. Chiu and V. P.-H. Hu, "Analysis of Negative Capacitance UTB SOI MOSFETs considering Line-Edge Roughness and Work Function Variation," 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM), Kobe, 2018, pp. 13-15.
[14] H. Agarwal, P. Kushwaha, J. P. Duarte, Y.-K. Lin, A. B. Sachid, M.-Y. Kao, Y.-L. Chang, S. Salahuddin, and C. Hu, “Engineering Negative Differential Resistance in NCFET for Analog Applications,” IEEE Transactions on Electron Deivces, vol. 65, no. 5, pp. 2033-2039, May 2018.
[15] G. Pahwa et al., “Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance—Part II: Model validation,” IEEE Trans. Electron Devices, vol. 63, no. 12, pp. 4986–4992, Dec. 2016.
[16] V. P.-H. Hu, Y.-C. Lu and P.-C. Chiu, “Investigation of Analog Performance for Negative Capacitance SOI MOSFET considering Line-Edge Roughness,”IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, US, June 2018.
[17] A. K. Saha, P. Sharma, I. Dabo, S. Datta and S. K. Gupta, "Ferroelectric transistor model based on self-consistent solution of 2D Poisson′s, nonequilibrium Green′s function and multi-domain Landau Khalatnikov equations," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 13.5.1-13.5.4.
[18] J. Seo, J. Lee and M. Shin, "Analysis of Drain-Induced Barrier Rising in Short-Channel Negative-Capacitance FETs and Its Applications," in IEEE Transactions on Electron Devices, vol. 64, no. 4, pp. 1793-1798, April 2017.
[19] Hang-Ting Lue, Chien-Jang Wu and Tseung-Yuen Tseng, "Device modeling of ferroelectric memory field-effect transistor (FeMFET)," in IEEE Transactions on Electron Devices, vol. 49, no. 10, pp. 1790-1798, Oct. 2002.doi: 10.1109/TED.2002.803626
[20] Hang-Ting Lue, Chien-Jang Wu and Tseung-Yuen Tseng, "Device modeling of ferroelectric memory field-effect transistor for the application of ferroelectric random access memory," in IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 50, no. 1, pp. 5-14, Jan. 2003.doi: 10.1109/TUFFC.2003.1176521
[21] K. Ni et al., "SoC Logic Compatible Multi-Bit FeMFET Weight cell for Neuromorphic Applications," 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2018, pp. 13.2.1-13.2.4.doi: 10.1109/IEDM.2018.8614496
[22] S. Migita, H. Ota and A. Toriumi, "Assessment of Steep-Subthreshold Swing Behaviors in Ferroelectric-Gate Field-Effect Transistors Caused by Positive Feedback of Polarization Reversal," 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2018, pp. 31.4.1-31.4.4.doi: 10.1109/IEDM.2018.8614485
[23] Sentaurus TCAD, N-2017-9 Manual.
[24] V. P.-H. Hu, P. Chiu and Y. Lu, "Impact of Work Function Variation, Line-Edge Roughness, and Ferroelectric Properties Variation on Negative Capacitance FETs," in IEEE Journal of the Electron Devices Society, vol. 7, pp. 295-302, 2019.
[25] V. P.-H. Hu, M.-L. Fan, P. Su and C.-T. Chuang, "Analysis of GeOI FinFET 6T SRAM cells with Variation-Tolerant WLUD Read-Assist and TVC Write-Assist," IEEE Transactions on Electron Devices, vol. 62, no. 6, pp. 1710-1715, June 2015.
[26] Y.-N. Chen, M.-L. Fan, V. P.-H. Hu, Pin Su and C.-T. Chuang, "Evaluation of Stability, Performance of Ultra-Low Voltage MOSFET, TFETand Mixed TFET-MOSFET SRAM cell with Write-Assist Circuits," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 4, no. 4, pp. 389-399, December 2014.
[27] E. Karl, Y. Wang, Y.-G. Ng, Z. Guo, F. Hamzaoglu, U. Bhattacharya, K. Zhang, K. Mistry, M. Bohr, “A 4.6GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry,” ISSCC, pp. 230-232, 2012.
[28] E. Karl, Y. Wang, Y.-G. Ng, Z. Guo, F. Hamzaoglu, U. Bhattacharya, K. Zhang, K. Mistry, M. Bohr, “A 4.6GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry,” ISSCC, pp. 230-232, 2012.
[29] J. Chang, Y.-H. Chen, H. Cheng, W.-M. Chan, H.-J. Liao, Q. Li, S. Chang, S. Natarajan, R. Lee, P.-W. Wang, S.-S. Lin, C.-C. Wu, K.-L. Cheng, M. Cao, and G. H. Chang, “A 20nm 112Mb SRAM in High-k Metal-Gate with Assist Circuitry for Low-Leakage and Low-Vmin Applications,” IEEE International Solid-State Circuits Conference (ISSCC), 2013.
[30] V. P.-H. Hu, M.-L. Fan, P. Su and C.-T. Chuang, "Threshold Voltage Design of UTB SOI SRAM with ImprovedStability/Variability for Ultra-Low Voltage near Subthreshold Operation," IEEE Transactions on Nanotechnology, vol. 12, no. 4, pp. 524-531, July 2013.
[31] V. P.-H. Hu, "Reliability-Tolerant Design for Ultra-Thin-Body GeOI 6T SRAM cell and Sense Amplifier," IEEE Journal of the Electron Devices Society, vol. 5, no. 2, pp. 107-111, March 2017.
[32] C. Jin, T. Saraya, T. Hiramoto and M. Kobayashi, "On the Physical Mechanism of Transient Negative Capacitance Effect in Deep Subthreshold Region," in IEEE Journal of the Electron Devices Society, vol. 7, pp. 368-374, 2019.
[33] K. Ni, M. Jerry, J. A. Smith and S. Datta, "A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs," 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, 2018, pp. 131-132.
[34] U. Schroeder et al., "Impact of field cycling on HfO2based non-volatile memory devices," 2016 46th European Solid-State Device Research Conference (ESSDERC), Lausanne, 2016, pp. 364-368.
[35] D. Zhou, Y. Guan, M. M. Vopson, J. Xu, H. Liang, F. Cao, X. Dong, J. Mueller, T. Schenk, and U. Schroeder, “Electric field and temperature scaling of polarization reversal in silicon doped hafnium oxide ferroelectric thin films,” Acta Mater., vol. 99, pp. 240–246, Oct. 2015.
[36] Z.-A. Zheng, P.-C. Chiu and V. P.-H. Hu, “Stability Analysis of Subthreshold/Superthreshold Negative Capacitance FinFET SRAM Cell,” Extended Abstracts of the 2018 International Conference on Solid State Devices and Materials (SSDM), Tokyo, Japan, September 2018.
[37] Z. Zheng and V. P.-H. Hu, "Improved Read Stability and Writability of Negative Capacitance FinFET SRAM Cell for Subthreshold Operation," 2019 IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan, 2019, pp. 1-5.
[38] Suman Datta (2015), "Negative Capacitance Ferroelectric Transistors: A Promising Steep Slope Device Candidate?,"
https://nanohub.org/resources/23011. |